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Abstract
Phased arrays nowadays are used in a wide variety of situations, ranging from
consumer to military applications. Their diﬀusion is mainly due to the capa-
bility to electronically modify the radiation pattern, performing beam-steering
in a much quicker way than any mechanical counterpart. On the other hand,
this task can be accomplished eﬀectively only if it is possible to rely on the
accuracy of the transmit-receive modules, and due to the insuﬃcient perfor-
mances obtainable from the integrated modules, a test procedure is required,
to be performed in a post-production phase. This work focuses on the task
of realizing an integrated wide-band (4-12GHz) phase and amplitude detec-
tor, to be employed in the context of an on-chip test ﬁxture with the aim
of allowing quick and low-cost test set-ups, without the need for RF sockets
and instrumentation. The device has the structure of a direct conversion re-
ceiver, employing two mixers in I-Q conﬁguration, and provides the desired
information through a couple of baseband outputs that can be easily sampled
by an ADC. The simulation results highlight that the device can perform ac-
curate detection, with a maximum phase error of less than 3° and a maximum
amplitude error of 0.5dB.
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Chapter 1
Introduction
1.1 Radar systems and phased arrays
In this section it is given a brief overview on the principle of operation of
a RADAR system (the denomination means radio detection and ranging).
Such devices have been used for decades to detect a target’s position or
velocity, basically through a transmitter emitting an electromagnetic signal
and a receiver detecting the reﬂected one, as depicted in Fig.1.1. The usage
of narrow-beam antennas, capable of bounding the transmitted and received
power in particular directions allows to precisely detect the target’s angular
position, while the time taken by the wave to reach the target and come back
gives the distance. These systems are used in a variety of applications, includ-
ing airport surveillance, speed control, mapping and imaging and several more.
Some of them employ a single antenna performing both transmission and re-
ception, while others use separate antennas. Another distinction is based on
the type of waveform emitted, mostly a train of pulses or a continuous wave-
form, depending on the application.
As stated, RADARs rely on very narrow-beam antennas or antenna systems
to enhance performances. An antenna, indeed, never emits or receives in only
one direction: a ﬁgure of merit often employed to characterize the antenna from
this standpoint is the gain, that estimates how eﬃciently it emits and receives
in the direction of maximum radiation. This behavior can be observed in
Fig.1.2, showing a graph called radiation diagram, which depicts the magnitude
of the electromagnetic ﬁeld (that is proportional to the power density) in polar
coordinates. The radiation diagram is characterized by a main radiation lobe,
identifying the direction in which the antenna emits (or receives) most of the
power, and several, usually unwanted, secondary lobes. The radar equation
1
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Figure 1.1: Principle scheme
[1] gives an approximated indication on the received power, depending on the
transmitted power Pt, the gain of the antennaG, the wavelength , the distance
of the target R and the radar cross section 1:
Pr =
PtG
22
(4)3R4
as can be observed, the received power falls very quickly with increasing dis-
tance, but also with increasing frequency. This equation is useful to estimate,
for example the maximum range of detection, given the transmitted power, and
the frequency of the transmitted signal. A narrow-beam antenna, as stated,
emits only in a speciﬁc direction, hence scanning techniques, both mechanical
and electronic, are employed to rotate the beam direction and perform de-
tection in a wide space range. Mechanical rotation systems have been widely
employed in the past to achieve such a result, with the obvious speed and
reliability limitations. The electronic counterparts, though being known since
long time ago, have been limited in their usage by the high costs or limited
performance. However, the steady growth in silicon based processing tech-
nologies and the unprecedented performances are making these solutions more
1With radar cross section it is meant the ratio of the power scattered back to the incident
power density.
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Figure 1.2: An example of radiation diagram
and more attractive even for commercial, low-cost applications. Nowadays,
electronically-scanned radar systems are capable of ﬁne manipulation of the
beam shape and direction, much more quickly than the mechanical solutions,
allowing to locate and track multiple targets simultaneously.
A phased array is a group of antennas disposed at speciﬁc distances
between each other, and fed by signals with particular phase shifts, in order
to increase the equivalent gain and to scan quickly in azimuth or elevation,
taking advantage of constructive and destructive interference. In order to
understand the principle of operation, let’s consider a set of equally spaced
antennas fed through currents equal in magnitude, but with a constant phase
shift between each other. Under these assumptions, the total electric ﬁeld
produced in a speciﬁc point Q, neglecting all coupling eﬀects (an hypothesis
usually reasonable), results to be the sum of the contributions from all the
antennas:
~Earray(Q) =
nX
i=1
~Ei(Q) = M  ~E0(Q)
where M is called complex composition factor, and ~E0 is the ﬁeld produced
by the antenna located at the reference point. It can be shown [2] that the
magnitude of the composition factor results:
jM j = sin(n  f())
sin(f())
(1.1)
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 being the angle with respect to a reference direction. Such a function has
a maximum value equal to n, and exhibits zeroes for n  f() = k, k 6=
0. Expression (1.1) is plotted in Fig.1.3 for an array composed by n = 20
antennas, designed to provide two main radiation lobes at  = 40°. This
clariﬁes that the eﬀect of interference can be exploited to add null directions
to the radiation diagram of the single antenna, thus controlling the number
and width of the radiation lobes, as well as the radiated power.
Figure 1.3: Magnitude of the composition factor for a linear phased array
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The number of antennas and their spacing allows to control the width of the
main radiation lobes, and the maximum radiated power, while by modulating
the phase shifts between the signals feeding the antennas it is possible to
control the directions of the main lobes and perform electronic beam steering.
Another degree of freedom can be obtained modulating also the magnitudes of
the supply currents, which allows to get even more complex radiation patterns.
In the literature on phased array there exist a slightly diﬀerent approach for
these issues that allows to understand in a more intuitive way how the circuits
have to drive each antenna of the array. Referring to Fig.1.4, which depicts an
array receiving a plane wave, it is observed that the incident wave experiences
a delay d
sinc
in reaching successive antennas (d being the spacing between
the antennas), therefore, to properly reconstruct the signal at the output, the
processing blocks must compensate for such delays. The signal obtained by
summing all the outputs exhibits a gain that is called array factor, and contains
the same information as the composition factor magnitude deﬁned earlier [3].
Each antenna is therefore supplied by a block containing at least a pro-
grammable gain ampliﬁer (PGA) and a programmable delay line, which per-
form the desired ampliﬁcation and phase shifting on the incoming or outgoing
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Figure 1.4: Principle of operation of a phased array
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signal. This block is usually referred to as a transmit-receive module (TRM).
Phase shifting is a key aspect, and basically it is accomplished by two kind of
devices:
1. phase shifters;
2. true time delay (TTD) phase shifters.
The former ideally provide constant phase shift over the frequency, and have
been traditionally used for their simplicity. However, the constant phase shift
traduces in non-constant time delay versus frequency, and this results in an
unwanted change in the beam direction with diﬀerent frequencies.
True time delays, on the contrary, provide constant time delay, which
allows to maintain the same beam position with diﬀerent frequencies, thus en-
abling wide band operation. A ﬁxed TTD phase shifter can be built through
a physical delay line, for example a microstrip line on circuit boards, though
this solution is usually quite lossy. Other, more performing, solutions include
MEMS and MMIC-based true time delays which can operate up to several
tenths of GHz [4].
1.2 Built In Test Equipment
It has been clariﬁed that the ampliﬁcation and phase shifting tasks need
to be performed in a very accurate way, so that the phased array operate
properly. In fact, the unavoidable errors that the ampliﬁers and phase shifters
6 CHAPTER 1. INTRODUCTION
introduce, due to component mismatch, frequency depandance, and other non-
idealities, can compromise the precision of the beam steering. For this reason,
it is mandatory to provide an eﬃcient way to test the array elements, after
their production. The TRM elements are provided with digital inputs in order
to set the desired amplitude and phase shift: the test purpose is to measure
the deviation of the real amplitude and phase variations from the wanted be-
havior. It is important to point out that the quantities of interest are relative,
since what strongly aﬀects the radiation pattern is the variation of the phases
and amplitudes referred to the initial condition. The impact of the mismatch
among the reference amplitudes and phases for the diﬀerent antennas, indeed,
is a secondary concern.
One option is the direct test at radio frequency. It has the advantage
of providing the best coverage of the operating conditions and performances,
but on the other hand it implies expensive RF and pick-and-place equipment,
complex measurement set-ups, beside reproducibility and volume production
issues.
Another solution is to provide the TRM with a so called built in test equip-
ment (BITE), meaning additional circuitry capable of providing test facilities
that relieve the mentioned issues, lowering the test costs, and allowing to im-
plement simpler baseband test set-ups.
Regarding the context of this work, the principle scheme of the transmit-
receive module provided with a BITE is reported in Fig.1.5, showing the system
equipped with an additional test input and output at base band, where both
the receiving and transmitting paths can be tested by turning on the proper
devices through the enable inputs EN1 and EN2. The test signal, thus, is
upconverted via the stage UPCONV1 or UPCONV2, it is processed by TRM,
and then downconverted by means of DOWNCONV1 or DOWNCONV2. Be-
ing the input and output at base band, I-Q upconversion and downconversion
stages are employed, as it is usual for these kind of tasks, hence there are two
inputs to be processed by the upconverter, and two outputs, as well, to ac-
quire from the downconverter. Both the stages, as it will be explained in the
following chapter talking about the downconversion, need a reference signal to
provide the frequency translation, that in this case comes from an integrated
PLL, as highlighted in the picture. When both the enable signals are zero,
of course, the BITE must not inﬂuence the operation of the module, despite
being connected to it.
This work is focused on the downconversion side of the BITE. Speciﬁcally,
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Figure 1.5: Principle scheme of a TRM equipped with built in test equipment.
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the aim is to build a detector which provides, in the baseband I and Q outputs,
the information on the amplitude and phase of the processed signal, so as to
evaluate the performance of the module. Hence, the downconverter assumes
the role of a vector analyzer for the RF module. Such an implementation is
not unprecedented in the ﬁeld of phased arrays: in [5] a similar conﬁguration
is described to provide buit-in self-test capabilities for a X-band phased array
chip. In that work, the downconversion stage, particularly area-optimized, is
realized using CMOS passive mixers whose outputs are ampliﬁed through an
OpAmp stage.
1.3 Target specs
The quantities of interest in this work (amplitude and phase) are relative:
this means that both the phase shift and the amplitude will be measured with
respect to a reference.
The speciﬁcations for the object of this work are listed as follows:
• input frequency range: 4-12GHz;
• maximum standard deviation of the phase measurement error: ph = 1°;
8 CHAPTER 1. INTRODUCTION
• maximum amplitude error: 0.5dB;
• input dynamic range: 20dB;
• operating temperatures: 0 °C   85 °C (should be anyway functional in
the range  40 °C  135 °C);
• operating supply voltage: 3:3V  5%.
• technology b11hfc SiGe BiCMOS 130nm.
The detector will be integrated in a test-chip to verify its performances. For
this reason further speciﬁcations need to be met:
• inputs and outputs are diﬀerential;
• the RF inputs are fed by transmission lines with 100
 (diﬀerential) char-
acteristic impedance;
• the input RF blocks have to provide impedance matching.
Additionally, it is desirable to minimize the area occupation of the detector,
thus the usage of inductors is to be avoided. Since the test equipment is not
designed to operate continuously, power consumption is not an issue.
1.4 SiGe BiCMOS technology
As stated, the circuit has to be realized using the b11hfc SiGe BiCMOS
technology of Inﬁneon. BiCMOS technologies exploit the fact that low-voltage,
high-speed bipolars can be isolated in the same way used for CMOS devices, al-
lowing the fabrication of high-density chips provided with both the transistor
types. This is a very attractive solution because it combines the possibil-
ity to integrate on the same die both low-power digital CMOS circuits and
high-performance analog circuits, at the price of a more expensive fabrication
process.
Since, for analog applications, bipolar transistors have very useful features,
like high gain and low parasitic eﬀects, they have been extensively employed in
the described circuits. To use eﬀectively these devices it is necessary to under-
stand properly how they work. The DC characteristics of a bipolar operating
in the active region are described by the equation
Ic = AeJs

e
Vbe
nVT   1

1 +
Vce
VA

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where Ae is the emitter area, Js the collector saturation current, VA the Early
voltage. Note that this equation does not model the breakdown that occurs
for high Vce, and simulators, as well, do not take it into account. Therefore
the device should be operated far from that condition, also to count on the
reliability of the simulation results. The frequency response of a bipolar tran-
sistor is described by the small signal equivalent model shown in Fig.1.6, where
both extrinsic and intrinsic parameters are highlighted. The most important
parameters, from a RF standpoint, are:
• the transconductance gm = IcnVT , where n is a factor accounting for the
intrinsic degeneration eﬀect given by the emitter parasitic resistance re;
• the base-emitter capacitance, which is composed by a diﬀusion term
Cbe;diff = gmF , proportional to the transconductance and usually dom-
inant, and a junction term, related to the geometry of the transistor
layout;
• the base-collector capacitance, also composed by an extrinsic and intrin-
sic component, and approximately proportional to the area below the
emitter, Cbc ' Cjc  le  we;
• the collector-substrate junction capacitance, also related to the size of
the transistors.
Figure 1.6: Small signal equivalent circuit of a bipolar transistor
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A parameter often recalled to characterize the speed of such a device is the
transit frequency fT , that identiﬁes the frequency at which the current gain
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of the transistor, set in common-emitter conﬁguration and loaded on a short-
circuit, is unity. It is an indication of the high frequency capabilities of the
device, which is usually operated at much lower frequencies, though this is not
a strict rule. For a bipolar, it holds
fT =
gm
2(Cbe + Cbc)
highlighting how both the bias current and the capacitive parasitics inﬂuence
this parameter.
In particular, the technology utilized in this work provides heterojunction
bipolar transistors (HBTs), that are characterized by the use of diﬀerent mate-
rials to build the base-emitter junction, speciﬁcally silicon (Si) and germanium
(Ge).
Figure 1.7: Photograph of a HBT cross section [6]
In standard bipolar processes, the emitter doping is kept high with respect
to the base, to achieve an emitter injection eﬃciency close to unity. High
emitter doping, on the other hand, might lead to high base-emitter capacitance,
thus to provide high fT with unity eﬃciency it is necessary to lightly dope the
base. In turn, low base doping means high base resistance rb, that also limits
the high frequency performance, because it cause a time constant with the
input capacitance. This eﬀect is ampliﬁed by the fact that, to boost fT , it is
necessary to make the base thinner to reduce the minority carriers transition
time F . Therefore it is apparent the existence of a tradeoﬀ between the need
for a high fT , on one side, and a low rb on the other, both limiting the device
speed. The usage of a compound of silicon and germanium in the base of
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a bipolar transistor overcomes this problem, because it lowers the band gap
there, increasing the potential barrier that the holes face to be injected back to
the emitter, thus relaxing the requirement for an emitter doping much higher
than the base. In particular, a graded Ge base doping gives the following
advantages over a standard bipolar homojunction transistor:
• it allows to signiﬁcantly increase the base doping to reduce rb;
• the possibility to reduce rb in this way permits to reduce the base width
to increase fT ;
• it allows to enhance ;
• it increases the Early voltage.
The HBTs in b11hfc are available in high-speed, medium-speed and high-
voltage versions, that provide increasing operating voltage (the limit is usually
speciﬁed referring to the collector-emitter breakdown voltage) but decreasing
device speed. Regarding the circuits on which this work focuses, only high-
speed devices have been employed, because the supply voltage allows to operate
them with a Vce safely below the breakdown limit. MOSFETs are available
in two versions, featuring a diﬀerent oxide thickness, and therefore diﬀerent
operating voltage limits. In the circuits where FETs have been employed like
switches, the version with thinner oxide have been chosen, in order to enhance
the conductance, taking care of the maximum voltage applied to the gate
(sections 2.6.1,2.6.2). In other situations (section 3.6), MOSFETs have been
used to enable or disable a circuit, driving them with gate-source voltages
approaching the supply, and in such cases the FETs with thick oxide have
been adopted.
The technology, additionally, oﬀers the following components and features:
• MIM (metal-insulator-metal) capacitors;
• polysilicon resistors;
• precision tantalum resistors;
• multiple copper levels, with diﬀerent thicknesses, current capacities, and
parasitics, plus a top aluminum level.
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1.5 Figures of merit
In analog circuits the performances of the various block are summarized by
parameters called ﬁgures of merit, providing numerical indications that allow
to understand the capabilities of the circuit, and to compare it with other
potential solutions.
Each of these quantities evaluates a speciﬁc aspect of interest, such as:
• gain;
• linearity;
• relative amplitude and phase errors;
• noise ﬁgure;
• S-parameters;
• stability coeﬃcients.
Therefore, the relevant parameters are described in the following.
1.5.1 Gain
The gain of a circuit, in the RF ﬁeld, is usually deﬁned as the output to
input power ratio, since usually the ports are matched, and there is a well
deﬁned impedance to which the power is referred.
GP =
Pout
Pin
:
In dB, the expression above becomes
GP;dB = 10log10
Pout
Pin

= 10log10
 V 2in
2Zin
V 2out
2Zout

and, if Zin = Zout,
GP;dB = 10log10
V 2out
V 2in

= 20log10
Vout
Vin
= GV;dB
which is the voltage gain, in dB. However, in this work the circuits do not
exhibit impedance matching at all the ports, since, for example, the output
ports will carry the wanted information at DC. For this reason, the gain of
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the involved circuits is more suitable to be expressed as a voltage gain, in a
linear scale or in dBV. On the other hand, at the RF interfaces, that will all
be matched to a characteristic impedance of 100
, the signal power will be
considered, and expressed in dBm:
SP;dBm = 10log10
V 2s;V
2Z

+ 30 = SP;dBW + 30
1.5.2 Linearity
One desirable property in an analog block is usually that it responds linearly
over the whole input power range. This does not happen in practice due to the
nonlinear behavior of the circuit or its diﬀerent response over the frequency,
whose eﬀect on the signal is a modiﬁcation of its time-domain waveform. This
phenomenon is often more easily detectable looking at the spectrums, that, in
the presence of distortion, highlight a modiﬁcation of the relative amplitude
of the signal harmonics, or even the appearance of completely new harmonics.
The sources of distortion are several (see [7] for an extensive coverage of
the argument):
• a non-constant frequency response distorts a wide-band signal, even if
the circuit is linear;
• the saturation of a transistor, for example in the output stage of an
ampliﬁer, might clamp the signal, causing a sharp edge that adds several
spurious harmonics to the wanted spectrum (this is sometimes referred
to as hard distortion);
• the intrinsic nonlinear characteristic of a semiconductor device causes
distortion as well (weak distortion).
The ﬁrst two sources can be avoided by selecting for the circuit proper DC
operating point and bandwidth. Weak distortion, instead, causes a bit more
trouble, as it is never completely canceled, and it usually rises with increasing
powers, ultimately setting an upper bound for the dynamic range. The origin
of the problem can be understood by calculating the Taylor series expansion
of the input-output relationship around the operating point. Denoting with
x(t) and y(t) the input and output signals, the result is
y(t) = a0 + a1x(t) + a2x
2(t) + : : :
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where a0 is the bias contribution, a1 the small signal gain, and the others
are distortion coeﬃcients. Indeed, applying a single-tone input signal x(t) =
A  cos(!t), and recalling some trigonometry,
y(t) =

a0 +
a2
2

+ A

a1 +
3a3
4
A2

cos(!t) +
a2
2
A2cos(2!t) + : : : (1.2)
showing how distortion causes an alteration in the DC component, in the gain
at the wanted frequency, and spurious harmonics at frequencies multiple of the
input one.
To characterize the linearity performances of an analog circuit it is cus-
tomary to stimulate the circuit with two tones at diﬀerent frequencies !1 and
!2, because this leads to parameters more easily measurable. In this case,
using the same approach as in the single-tone case leads to discover that the
second-order distortion causes intermodulation harmonics at !1!2, while the
third-order one at 2!1  !2 and 2!2  !1. The latter are usually considered
more important because they occur at frequencies close to the input tones. Pa-
rameters that characterizes this phenomenon, are the second and third-order
intermodulation distortions, indicated with IM2 and IM3, and deﬁned as the
ratio of the intermodulation harmonic amplitude to the input one2. Referring
to the third-order IM
IM3 =
3
4
a3
a1
A2:
This coeﬃcient, however, depends on the input power, and it is not clear how
to handle it. A useful evaluation is given by the value of the input amplitude
for which the extrapolated curves of the IM3 components and the fundamental
would coincide, that is called (input-referred) third-order intercept point IP3.
Such a coeﬃcient is very popular because it gives a useful information on the
circuit linearity (high IP3 means that the third order distortion shows up at
high input/output power) and it is easy to measure, since it holds
IP3;dB = Vin;dB   1
2
IM3;dB:
Fig.1.8 depicts this simple evaluation in the case of input tones at 5GHz and
5:13GHz respectively: the IM3 in this particular situation is -7.4dB, so the
iIP3 is equal, in dB, to the input voltage plus 3.4. Another parameter often
employed to characterize the third-order distortion is the 1dB compression
2It is supposed the two input tones have the same amplitude, and it is neglected the
compression eﬀect at the frequency of the input tones, thus the measurement should be
carried out with moderate input power.
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Figure 1.8: Evaluation of the input-referred IP3
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point (1dBCP), that is the value of A where the curve of the fundamental tone
power is reduced of 1dB with respect to the extrapolated one, as displayed in
Fig.1.9. It can be shown that IP3,dB and 1dBCPdB are linked by the following
relationship
1dBCPdB ' IP3;dB   9:64dB:
Figure 1.9: Input-referred 1 dB compression point and third order intercept
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1.5.3 Relative amplitude and phase errors
The aim of the detector is to measure relative amplitudes and phases, as
previously explained. A possible measurement procedure for the characteriza-
tion of a TRM is therefore the following:
1. the amplitude and phase control inputs are set to the nominal, ”zero”
value;
2. the amplitude and phase are measured over the frequency range of in-
terest, so as to build the references;
3. for each of the frequency points of step 2, the phase is measured with
all the possible settings of the phase control input, and the procedure
is repeated for each conﬁguration of the amplitude control input. The
references are subtracted to the obtained values to get the relative phases
in all operating conditions;
4. the same procedure is repeated for the amplitude measurement, with the
unique diﬀerence of taking the ratio of the measured amplitudes to the
references.
This algorithm has to be applied to characterize the TRM of each antenna
and provides a vector of relative phases and one of relative amplitudes for
each operating condition.
The relative phase error, expressed in degrees, for each conﬁguration of the
control inputs and each considered frequency, is deﬁned as the error between
the real (relative) phase shift, and the one measured by the detector.
Similarly, the relative amplitude error, expressed in dB, in each condition,
is deﬁned as the error between the real (relative) amplitude, and the one
measured by the detector.
1.5.4 Noise ﬁgure
Noise in electronic circuits refers to random interferences produced by the
components or injected by the input-output lines, that superposes to wanted
signal. A ﬁgure of merit widely employed to quantify the noise performance
of a circuit is the noise ﬁgure, generally deﬁned as follows:
NF =
SNRin
SNRout
=
Si/Ni
So/No
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where Si and So are the input and output signal power, while Ni and No are
the noise power due to the source, and the total noise power at the output,
including the contributions of the circuit. When mixers are involved, this issue
becomes a little more complicate, because there are two input frequencies that
generate the same output one, often referred to as sidebands: the frequency
of the wanted signal and the image frequency. The noise ﬁgure calculation,
thus, has to take into account that noise and signals belonging to both the
sidebands mixes to the same output frequency [8], and for this reason diﬀerent
NF deﬁnitions exist to handle such situations. In this work the Single Side
Band (SSB) noise ﬁgure is considered, which assumes that there is no signal
at the image frequency except the source noise. Conversely, the Double-Side
Band (DSB) refers to the case in which both the sidebands carry desired input
signals, thus it results, normally, 3dB lower.
1.5.5 S-parameters
The scattering parameters, collected in the S-matrix, provide a complete
description of a N-port network at radio frequency, relating the incident voltage
waves at each port to the reﬂected ones.0BBBB@
V  1
V  2...
V  N
1CCCCA =
266664
S11 S12 : : : S1N
S21 S22 : : : S2N
... ... . . . : : :
: : : : : : : : : SNN
377775 
0BBBB@
V +1
V +2...
V +N
1CCCCA
where V +i and V  i are, respectively, the amplitude of the incident and reﬂected
wave at the i-th port. The S-parameters are calculated in the following way
Sij =
V  i
V +j

V +k =0;k 6=j
:
In particular, thinking of a two port network, S11 is found to be the reﬂec-
tion coeﬃcient at the input port, calculated when the output is closed on the
matching impedance, that means V  2 = 0.
The S-parameters are often employed, in the RF context, to deﬁne the high
frequency behavior of the circuits, since they provide information on both the
transmitted and reﬂected power on the ports. Regarding the circuit object
of this work, they will be used mainly to understand if the reﬂection RF
ports exhibit too much reﬂection, a condition that could be dangerous for the
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interfaced devices.
1.5.6 Stability coeﬃcients
In the RF ﬁeld the parasitic components are not negligible, so their eﬀect
has to be carefully taken into account especially at high frequencies. Consider
Fig.1.10, showing a two port network with generic source and load impedances.
The voltage divider applied at the input loop gives
Vin = VS  Zin
ZS + Zin
= VS  1
1 + ZS
Zin
where it is highlighted that the ratio ZS
Zin
assumes the role of a loop gain. If
the involved impedances where passive, instability would not be possible, but
Zin depends on an active device, and might display a negative real part, which
could potentially lead to oscillations. Note that Zin and Zout depend on, re-
Figure 1.10: Two port network considered for stability analysis
+
−
2-ports network
Zs
ZL
Γin Γout
spectively, ZL and ZS, which are not clearly deﬁned on a wide frequency range,
for the mentioned reasons. Therefore, the common approach is to assure, if
possible, that the impedances never show negative real part, that means guar-
anteeing input and output reﬂection coeﬃcients whose magnitude is bounded
to be less than one
j inj < 1 ; j outj < 1: (1.3)
The dependence on the source and load impedances is clariﬁed by the following
expressions
j inj =
S11 + S12S21 L1  S22 L

j outj =
S22 + S12S21 S1  S11 S
:
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If the inequalities (1.3) are satisﬁed for every pair of passive source and load
impedances, then the circuit is said to be unconditionally stable. If they are not
satisﬁed, the circuit is conditionally stable, meaning that, with some speciﬁc
impedances, it might oscillate. Such cases can be studied on the Smith chart
through the stability circles, that identify the sets of impedances for which
the circuit is unstable [1]. However, in order to get a robust solution, this
situation will be avoided, so the aim of the design is to have blocks which are
all unconditionally stable.
The evaluation of the reﬂection coeﬃcients for all the possible impedances
is not practically feasible, but there exist a simple method to check the stability
conditions (1.3), which makes use of a pair of coeﬃcients easily obtained from
a S-parameters analysis:
K(f) =
1  jS11j2   jS22j2 + jj2
2jS12S21j
b1(f) = 1 + jS11j2   jS22j2   jj2
where jj = jS11S22   S12S21j. It can be proven that the system results
unconditionally stable if both of the following relations hold
K(f) > 1
b1(f) > 0:
(1.4)
The former is known as Rollet’s condition [9]. Finally, a few things need to be
clearly stated:
• the previous conditions apply to the case of a two-port network. In the
presence of more complex networks, stability should be checked between
each pair of ports;
• the conditions (1.4) depend on frequency. Ideally, they should be checked
over the whole frequency axis. Practically, the S-parameters analysis
should be pushed up to the maximum frequency of oscillation of the
devices of which the network is composed;
• the network needs to be stable itself, meaning that its transfer function
must not exhibit poles in the right-half complex plane;
• the stability of the single circuit blocks does not imply the stability of
the overall system, that needs to be checked as well, for example after
the layout and the parasitics extraction.
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Chapter 2
Detector structure
2.1 Overview
The purpose of this work is to design a system capable of measuring the
amplitude and phase of the input RF signal. As explained in the previous
chapter, we are interested in relative quantities, hence the phase will be mea-
sured with respect to a ”zero” phase reference, while the amplitude, as well,
will be measured referring to its ratio to a reference measurement. In this
chapter it is given a top-level characterization of the system, and provided a
description of all the blocks composing it, together with the main issues and
the required performances.
2.2 Characterization of the Device Under Test
(DUT)
As brieﬂy mentioned in the introduction, each antenna of the phased array
system, on the transmission side, has to be fed by a signal with proper ampli-
tude and phase shift. When receiving, on the other hand, the diﬀerent path
traveled by the signal, with respect to the other elements of the array, has to
be compensated through a phase shift as well, and of course the signal need
to be ampliﬁed. This allows to understand that the basic block behind the
antenna is always composed by the series of a programmable gain ampliﬁer
(PGA) (plus a power ampliﬁer or a low noise ampliﬁer, whether the transmit-
ting or receiving path is considered) and a phase shifting element, like depicted
in Fig.2.1. Both the gain and the phase shifting stages are provided with a
digital control input that allow to set the desired amplitude and phase for the
21
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processed signal in a discrete way.
Figure 2.1: Device under test
PGA
UPCONV
DOWNCONV
TSTIN (BB I-Q)
TSTOUT (BB I-Q)Φ
PLL
Device Under Test
The poor tolerances that are usually available for the components in an
integrated circuit, the always present mismatch issue, and the usual need for
wide-band operation lead to an insuﬃcient reliability of the gain-phase shift
module. Indeed, the phase shifter, in its physical implementation, always in-
troduce an attenuation beside the wanted phase shift, and the ampliﬁer chain,
as well, cannot provide gain without phase shifting over the whole frequency
range of operation.
For these reasons, to accurately perform beam steering it is mandatory to
characterize the DUT through a set of measurements provided by a Built In
Test Equipment, that is the context in which takes place the object of this
work.
2.3 I-Q receivers
To reach the mentioned goal a RF receiver is employed. Such a device
generally has the task of converting the incoming high-frequency signal to an
intermediate frequency, more easily processable by the following stages (further
downconversion stages, ﬁlters, ampliﬁers, ADCs, …). To perform the frequency
conversion, it is needed a non-linear block called mixer, that can be modeled
like a three-ports device: the RF input, the LO (local oscillator) input and
the output. Basically, if the input frequencies are labeled fRF and fLO (with
fRF > fLO), the output signal will be found at a frequency of fRF   fLO: this
means that, for example, an RF signal at 10:1GHz mixed with an LO one at
10GHz will produce an output laying at 100MHz. One common problem in
this kind of circuits is that not only the frequency fLO+f is downconverted at
f , but also the ‘image’ frequency’ fLO f . This problem can be addressed
employing image-rejection ﬁlters canceling the unwanted frequencies, which
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can be very complex especially if f
fLO
is very small. Receivers of this kind,
employing a mixer, and one or more narrow band ﬁlters to select the desired
range of frequencies are usually referred to as etherodyne.
A diﬀerent architecture, shown in Fig.2.2, makes use of two mixers in I-
Q conﬁguration, meaning that they are fed by LO signals with a 90° phase
shift between each other. This structure is often employed to achieve image
rejection without any complex ﬁlter, and in direct conversion receivers [10].
Figure 2.2: Principle scheme
Π/2
RF
Iout
Qout
sin(ωLOt)
• Receivers belonging to the ﬁrst of these two classes are used to downcon-
vert the input signal to a ﬁnite intermediate frequency, and exploits the
phases of the signals to cancel out the image frequency components, after
properly shifting and summing the outputs. These kind of receivers have
the advantage of needing just simple low-pass ﬁlters at the outputs of
the mixers, to cancel out the unwanted frequency-sum components[11].
• Receivers belonging to the second class are instead employed because
they avoids at all the problem of image components, since the conver-
sion is performed to baseband (this structures are also called zero-IF
receivers). However, other problems show up, because DC oﬀsets and
signal leakage in the mixers become sources of error that sum to the
desired outputs [12].
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2.3.1 Phase and amplitude detection
In this particular implementation, the presented structure is used as a
direct conversion receiver to get at the outputs two DC voltages containing
the desired information, which will be acquired through a pair of ADCs. This
goal is achieved imposing the same frequency for the RF and LO signals, that
will be drained by the same frequency reference.
Supposing the mixers perform pure multiplication with gain G, and in-
dicating with A the amplitude of the RF signal, RF and LO the absolute
phases of the signals, the DC component at one of the outputs results:
V out = GAcos(!RF t+ RF )cos(!LOt+ LO):
Since !RF = !LO,
V out =
GA
2
cos(RF   LO) + GA
2
cos(2!RF t+ RF + LO)
and it is then easy to see that the DC outputs result
V outI;DC =
GA
2
cos(LO   RF ) = Iout
V outQ;DC =
GA
2
sen(LO   RF ) = Qout:
(2.1)
These two components allow to reconstruct the signal amplitude and phase:
q
V out2I;DC + V out
2
Q;DC =
GA
2
= GmixA ; arctg
 
V outQ;DC
V outI;DC
!
= LO RF
where Gmix is the eﬀective voltage gain of the mixer.
2.4 Impact of non-idealities
The simple analysis conducted so far does not take into account any poten-
tial source of error that would show up depending on the particular hardware
implementation. On the other hand, there are some eﬀects that can be con-
sidered from a general standpoint, since they are common to all hardware
structures:
1. since we are interested in the DC value of the outputs, any source of
output oﬀset is a potential source of error;
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2. any kind of frequency divider is aﬀected by quadrature error, due to
mismatch between components and layout asymmetries;
3. the ADCs ﬁnite resolution produces a quantization error that degrades
the phase and amplitude measurement.
In this section a brief analysis of the eﬀects of these non-idealities on the
measurements is carried out. These eﬀects are particularly heavy on phase
measurements, so the analysis is focused on this issue; amplitude measurement
results to be more robust, and limited mainly by the compression that aﬀects
the stages with highest RF power.
2.4.1 DC oﬀsets and quadrature error
The presence of an oﬀset that sums to the wanted signal at the output
is a particular concern, since especially with low input power it corrupts the
measurement. Indicating with Vos;I and Vos;Q the oﬀsets at the I and Q outputs,
we get:
meas = arctg
"
sen(RF   LO)  2Vos;Q/GA
cos(RF   LO) + 2Vos;I/GA
#
Fig.2.3 shows a simulation result obtained setting two reasonable values for
the I and Q oﬀsets, considering mixers with Gmix = 2, and an RF input power
of -20dBm, since this has resulted being the minimum managable power in
most of the practical circuits: as can be observed, the error does not show any
particular periodicity versus the input phase. Oﬀset is mainly due to mismatch
and process variations aﬀecting structures that should be symmetrical, and to
non linearities such as second order distortion, as seen in section 1.5.
If we suppose that a quadrature errore " exists, than we might express one
of the output components, let’s say Qout, as a function of ":
Qout =  GA
2
sen(RF   LO   ")
while Iout remains the same. In this situation the measured phase would
become:
meas = arctg
h
tg(RF   LO)cos(")  sen(")
i
A plot of this function is reported in Fig.2.4 for " = 4° (setting the same
Gmix and PRF as in the simulation of Fig.2.3), showing how this results in a
distortion of the phase characteristic. It should be noted that, in this case, the
error is periodic with " = 180° period, and its magnitude reaches roughly the
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Figure 2.3: Eﬀect of mixer DC oﬀsets
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(b) Phase error
one of the quadrature error itself. This is easy to see considering the previous
formula for RF   LO = 0: meas = arctg
h
 sen(")
i
'  ".
Let’s consider, now, the eﬀect of both these two non idealities combined
together. To better understand what one should expect in this case, a statisti-
cal simulation has been carried out considering both DC oﬀets and quadrature
error to be uncorrelated random variables with normal distribution and zero
mean: this is not a completely correct formulation of the problem, since, as
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Figure 2.4: Eﬀect of quadrature error
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(b) Phase error
explained in the following chapters, the sources causing quadrature error are
also responsible for output oﬀset in some circuits, so it should be taken as
an indication of the possible result, to be conﬁrmed through more accurate
simulations. Fig.2.5 shows the standard deviation of the overall phase error
obtained in the described conditions versus the input phase. Obviously, the
error drops to zero at  = 0° and  = 360°, since we are considering a
relative measurement. On the other hand, the maximum error is statistically
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reached at  = 180.
Figure 2.5: Std.dev. of the phase error with both LO quad. error and oﬀsets
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2.4.2 ADC quantization error
The DC voltages provided by the mixers are acquired through a pair of
ADCs whose ﬁnite resolution contribute in degrading the performance of the
detector. From this standpoint, the most critical situation in terms of phase
measurement occurs when the voltage provided by the mixer is maximum,
because for a wide range of input phases the same output code is kept. How-
ever, at the same time, the other mixer is providing a sine shifted by 90°, so
its output is in the steepest region and the global error is somehow reduced.
Basically, if we want to use an ADC with less bits, then we need more gain
from the mixer, or higher RF power. Fig.2.6a shows the eﬀect of quantization
on measured phase for a 10 bits ADC with full-scale range of 2V (one of the
available IP blocks), and again a mixer with Gmix = 6dB fed by an RF signal
of -20dBm, while Fig-2.6b shows the magnitude of the maximum error versus
the gain of the mixers. This gives a ﬁrst indication on the requirements of
the mixing blocks, allowing to set a lower bound which could be of at least
Gmix;min = 1:5 (' 3:5dB), keeping a reasonable safety margin.
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Figure 2.6: Eﬀect of quantization error on phase characteristic
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(b) Maximum phase error versus mixer gain Gmix
2.5 LO I-Q generation
As stated in the previous sections, this structure needs to work with two
LO signals with a 90° phase shift between each other. There are diﬀerent
circuits performing this task: for example, a polyphase ﬁlter achieves the goal
employing passive components; it is also possible to obtain the wanted signals
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Figure 2.7: Principle scheme of the frequency divider
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through a pair of VCOs locked to oscillate in quadrature. In this work, a
diﬀerent circuit has been employed, which uses two D-type ﬂip ﬂops connected
in cascade with negative feedback, as shown in Fig.2.7: in this section the
principle of operation and the issues related to this device are brieﬂy described.
The structure implements a frequency divider halving the frequency of its
input, and provides the quadrature signals at the outputs of the ﬂip-ﬂops. It
has not been designed from scratch, but has been developed an existing solution
in order to improve the performances in terms of output power and quadrature
error. Fig.2.8 depicts the involved waveforms: when the clock signal is high,
the second ﬂip ﬂop is latching its output and feeding it back, inverted, to the
ﬁrst one, that samples it; when the clock goes low, the same thing happens
but with inverted roles, hence the second ﬂip ﬂop samples the output of the
ﬁrst, thus changing the state of its own. The result is the generation of two
square waves with 90° phase shift between each other, and half the frequency
with respect to the clock.
The adopted topology to realize the ﬂip ﬂops is the CML (Current Mode
Logic) one. This denomination indicates a category of high-speed digital logic
which operates through the commutation of currents to obtain the desired
voltage signals, diﬀerently from the well-known CMOS paradigm. The main
advantage in using these architectures lies in the operating frequencies they
allow to reach, usually far higher than what is achievable in CMOS, while the
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Figure 2.8: Waveforms provided by the divider (dashed line showing the
quadrature error due to mismatch)
drawbacks with respect to CMOS are mainly:
1. the static power consumption, that makes CML circuits not suitable to
the realization of low power, highly integrated systems;
2. the area occupation, since a CML logic gate usually results bigger than a
CMOS one, due to the presence of resistors to convert the current signals
in voltage ones, and big-sized transistors.
Fig.2.9 shows the schematic of a CML ﬂip ﬂop. Transistors Q1 and Q2 are
responsible for the propagation of the clock signal, while Q3-Q4 and Q5-Q6 are
respectively the sampling and latching pairs. To understand how the structure
works, treat the transistor like ideal switches: when Q1 is on, all the current
ﬂows through Q3 and Q4, so the input signal VD propagates at the output
(sampling state); when Q1 turns oﬀ and Q2 turns on, then Itail ﬂows entirely
through the latching pair, that is already at the state previously sampled, and
thus re-enforce it due to its feedback conﬁguration (latching state).
Summarizing, the quadrature is guaranteed by the structure, while the
frequency is imposed by the input. The size of the load resistors and the
magnitude of the current set the output swing, thus the amplitude of the
diﬀerential signal, given by:
V = RLItail:
Then, both the value of RL and the size of the transistors inﬂuence the band-
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Figure 2.9: Simpliﬁed schematic of a CML ﬂip ﬂop
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width of the system, which has to guarantee quick enough commutations, as
explained with more detail in the next chapter. In this work it is important to
optimize the quadrature error between the signals provided by the divider, so
it is mandatory to understand properly which are the sources of error in this
circuit and what they cause. First, recall that transistor mismatch is respon-
sible for the arise of oﬀset in diﬀerential pairs, which is usually modeled like a
voltage generator in series with the diﬀerential input, and a current generator
in shunt across the terminals. Since we consider the pairs composing the di-
vider driven by low impedance sources, we are going to consider just the ﬁrst
case.
Let’s suppose the divider to be perfect apart for the clock pair of one ﬂip
ﬂop: if we insert a voltage oﬀset generator in series with the clock input of
that device, then the signal at the input of the ideal pair will be summed to
a DC component and, consequently, all the commutations of that ﬂip ﬂop will
be shifted in time by the same amount, thus leading to an error in the phase
shift between the outputs (see Fig.2.8). Under these hypotesis and that (for
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simplicity) of uniform base doping, the oﬀset voltage results to be the one
that must be imposed to the diﬀerential input to get a null diﬀerential current
ﬂowing through the collectors [13]:
VOS = VT ln
 
Ae1
Ae2
Q1
Q2
!
where the coeﬃcients Aei identify the emitter areas, and Qi the total base
doping per unit area. Setting Ae1 = Ae+A, Ae2 = Ae A, Q1 = Q+Q,
Q2 = Q + Q to model small mismatches between these parameters, the
previous relation becomes:
VOS = VT
 
 Ae
Ae
  Q
Q
!
making clear that one way to reduce the oﬀset and thus the error is to increase
the size of the transistors, without forgetting that this causes also an increase
in the parasitics that must be taken into account.
Similarly, if we suppose the divider to be perfect apart for the sampling pair
of one ﬂip ﬂop, it’s easy to see that, again, the commutations will be shifted,
but this time the sign of the shift will be opposite for the rising and falling
edges: the result is an error in the duty cycle. The mismatch in the latching
pair instead causes minor eﬀects, since this pair is not involved commutations,
but in this work it is sized the same way as the sampling pair to maintain the
simmetry of the system. Finally, the mismatch in the load resistors is also a
source of error, and it causes an oﬀset in the output diﬀerential signal, leading
to duty cycle errors, due to the interaction between the two ﬂip ﬂops, and
possibly causing further errors in the mixer, if it’s DC coupled.
2.6 Mixers
In section 2.3.1 it has been clariﬁed that a key point in the down-conversion
process is the frequency translation given by the multiplication of the RF and
LO signals. To perform such a task it is not possible to employ linear time-
invariant networks, since they can only apply a gain (or attenuation) and a
phase shift to an incoming signal, without inﬂuencing its frequency. Hence,
non-linear or time-variant elements are usually exploited:
• some mixers make use of the non-linear characteristic of semiconduc-
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tor devices, like diodes and BJTs, that have exponential I-V relations: a
strong LO voltage applied to a pn junction results in a non-linear conduc-
tance dependent on the LO itself, and a small RF perturbation applied
to such a conductance leads to a current given by the multiplication of
the two signals [14, pp. 556-559];
• the second cathegory of mixers exploit switches driven by the LO signal
to periodically modiﬁy the topology of a linear network, thereby result-
ing in the multiplication of the RF signal by a time-variant quantity
dependent on the LO.
In this work, only mixers belonging to the second cathegory are considered.
Mixers are often distinguished in active and passive ones depending on their
capability to amplify the input signal. It should be noted that a mixer has al-
ways a gain lower than that of the equivalent linear ampliﬁer (obtained turning
oﬀ the LO signal) because of the power splitting between the sum and diﬀer-
ence frequency components. Another fact that should be pointed out is that
often mixers do not behave like ideal multipliers, although it is possible also
to obtain this result [15], but produce an output signal with a much higher
harmonic content, due to the strong non-linearity of the employed devices or
to the sharp switching of the commutating block. This aspect is explained
with more detail in the following section referring to the speciﬁc topologies.
2.6.1 Current commutating mixers
Gilbert mixers Mixers belonging to this cathegory perform the desired task
by periodically modifying the topology of the circuit through a current-steering
block driven by the LO signal[16]. The principle of operation is easy to un-
derstand reasoning on one of the simplest topologies of this type, the single-
balanced Gilbert mixer, depicted in Fig.2.10. If we suppose the LO being a
sinusoid VLO(t) = ALOcos(!LOt) with an amplitude suﬃcient to cause sharp
switching, then the current drained by the tail generator is steered from one
branch to the other at the LO frequency, and the output voltage results:
Vout(t) = RL  sign[cos(!LO(t))] 

Ibias + iRF (t)

= RL m(t) 

Ibias + iRF (t)

(2.2)
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Figure 2.10: Principle scheme of the Gilbert single balanced mixer
VddVdd
VLO
VIF
Ibias+IRF(t)
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Since m(t) is a periodic square wave, it is expressed by the Fourier series
m(t) =
+1X
 1
M(k)e jk!LOt = M0 +
+1X
0
4
(2n+ 1)
cos

(2n+ 1)!LOt

(2.3)
where M0 = 0 in this case, since the square wave we are considering has
zero mean. Comparing (2.2) and (2.3) highlights that the output spectrum
is populated by several harmonics, and in particular the bias current being
mixed with the LO cause all the LO harmonics to appear at the output, which
may be a problem in some applications. another concern, considering the task
performed by the mixer in this work, is the non-ideal isolation between the LO
and RF ports, possibly causing the LO to transfer at the RF port and self-mix
to DC: the isolation between the mentioned ports is guaranteed only as long
as the switches are perfectly symmetrical.
The Gilbert double-balanced mixer combines two single-balanced cells ex-
ploiting the symmetry to prevent the LO components to propagate at the
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output. The principle schematic is shown in Fig.2.11. In this conﬁguration,
Figure 2.11: Principle scheme of the Gilbert double balanced mixer
Vdd Vdd
-
+
-
+
VLO
VOUT
RL RL
S1 S2 S3 S4
IO1 IO2
Itail+iRF/2 Itail-iRF/2
when S1 and S4 are on the output currents result
IO1 = Ibias +
iRF
2
; IO2 = Ibias   iRF
2
while when S2 and S3 are on
IO1 = Ibias   iRF
2
; IO2 = Ibias +
iRF
2
:
The output voltage thereby results:
Vout = RL(IO1 IO2) = RL

2 iRF
2
sign[cos(!LOt)]

= RLm(t)iRF (t): (2.4)
Comparing (2.2) and (2.4) allows to see that the LO harmonics no longer
propagate to the output, since the term given by the bias current does not
appear. Another useful property of this topology versus the single-balanced
one, concerning the aims of this work, is that it has a diﬀerential input, thus not
needing a diﬀerential-to-single ended conversion. The gain of both these mixers
is found by substituting (2.3) in (2.4), and setting iRF (t) = GmVRF cos(!RF t),
2.6. MIXERS 37
where Gm is the transconductance of the input voltage to current converter:
Vout = GmRLVRF cos(!RF t) 
"
M0 +
+1X
0
4
(2n+ 1)
cos

(2n+ 1)!LOt
#
= GmRLVRF
2

"
cos

(!RF   !LO)t

+ cos

(!RF + !LO)t
#
+ : : :
(2.5)
thus
Gmix =
2

GmRL (2.6)
Taking into account the task performed by the mixers in this work, a par-
ticular concern is the non-ideal isolation between the LO and RF ports due
to component mismatch, that may cause the LO to transfer at the RF port
and self-mix to DC: the isolation between the mentioned ports is guaranteed
only as long as the switches are perfectly symmetrical. It is therefore strongly
important, to avoid this undesirable eﬀect, that the adopted technology pro-
vides good matching performances. Both the single and the double-balanced
Gilbert mixers can be realized employing bipolar or MOS transistors.
Output oﬀset analysis in Gilbert double-balanced mixers In this
paragraph it is provided a simpliﬁed analysis of the output oﬀset in Gilbert
double-balanced mixers, developed following the approach in [17]. The switch-
ing behavior is modeled through the functions gLOi (refer to Fig.2.12), where
i is the duty-cycle associated to each speciﬁc switch:
gLOp1/2(t) = p1/2   2

h
sin(p1/2)cos(!LOt)
  1
2
sin(2p1/2)cos(2!LOt) +
1
3
: : :
i
gLOn1/2(t) = n1/2 +
2

h
sin((1  p1/2))cos(!LOt)
  1
2
sin(2(1  p1/2))cos(2!LOt) + 1
3
: : :
i
(2.7)
The nonlinearities due to the transconductor are also taken into account
in the expressions of the single-ended currents iRF1 and iRF2, supposing the
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Figure 2.12: Scheme of the Gilbert double balanced mixer highlighting com-
ponent mismatch
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diﬀerential input port to be fed by a single tone vRF (t) = VRF cos(!RF t):
iRF1 = gm1
"
vRF (t)
2
+ a02
vRF (t)
2
2
+ a03
vRF (t)
2
3
+ : : :
#
+ Ibias1
= Ibias1 +
a02
2
gm1
 
VRF
2
!2
+ gm1
"
VRF
2
+
3
4
a03
 
VRF
2
!3#
cos(!RF t) + : : :
(2.8)
iRF2 = gm2
"
 vRF (t)
2
+ a02
vRF (t)
2
2
  a03
vRF (t)
2
3
+ : : :
#
+ Ibias2
= Ibias2 +
a02
2
gm2
 
VRF
2
!2
  gm2
"
VRF
2
+
3
4
a03
 
VRF
2
!3#
cos(!RF t) + : : :
(2.9)
where gm1/2 = Ibias1/2nVT , and a
0
2, a03, …are the relative non-linear coeﬃcients. The
following expressions model the mismatches between the parameters:
p1/2 = nom +
1/2
2
; n1/2 = nom  
1/2
2
2.6. MIXERS 39
RL1 = RL +
RL
2
; RL2 = RL   RL
2
Ibias1 = Ibias +
Ibias
2
; Ibias2 = Ibias   Ibias
2
:
The output voltage is therefore given by
vout(t) = RL1io1(t) RL2io2(t)
= iRF1(t)
h
RL1gLOp1(t) RL2gLOn1(t)
i
+ iRF2(t)
h
RL1gLOn2(t) RL2gLOp2(t)
i (2.10)
By plugging (2.7), (2.8) and (2.9) into (2.10) the following result is obtained
for the output DC voltage:
Vout;DC =

Ibias +
gma
0
2
2
V 2RF

RL(1  2) + RL

+
Ibias
2

1 +
a02
2nVT
V 2RF

RL(1 +2)
  2

gmRL

VRF +
3
4
a03
V 3RF
4

+ gm
a03
3
RL
V 3RF
8
+ : : :
(2.11)
Looking at the previous result it is possible to note two contributions:
1. in the ﬁrst line of (2.11) there appear all the contributions caused by
component mismatch in the transconductor, switching cell and load re-
sistors;
2. in the second line of (2.11) appears the gain of the stage, together with
the compression coeﬃcient a03 due to the non-linearity of the transcon-
ductor, and all the other DC contributions caused by the harmonics from
the transconductor mixing with the ones of the LO functions to DC.
Basing on what discussed in section 2.4.1, it is straightforward that com-
ponent matching in the transconductor, switching cell and between the load
resistors is a key aspect to guarantee accurate phase measurement. Moreover,
distortion may result in DC errors as well, so especially at the highest input
power it should be taken into account.
TIA loaded passive mixers Another topology belonging to the category
of current-cummutating mixers is the one shown in Fig.2.13, employing again
a transconductance ampliﬁer, current-mode switches and a low-frequency TIA
(transimpedance ampliﬁer) to convert the output current back into a voltage.
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TIAs are usually realized through diﬀerential ampliﬁers with resistive feed-
back, or other kinds of ampliﬁer based on a common-base or common-gate
input stage, with the purpose of keeping both a low input impedance and a
proper conversion gain. These features make the signal current generated by
the transconductor ﬂow through the switches and then in the transimpedance
stage, provided that its input impedance is negligible with respect to the one
of the load resistors. Thereby, under the assumptions that all the signal cur-
rent ﬂows through the TIA and that the switching operation is ideal, the gain
results:
Gmix;TIA =
2

GmRTIA
RTIA being the transimpedance of the TIA. This type of mixer has been ef-
fectively used to obtain high-linearity and low-noise performances[18]. A good
feature, regarding the intended purpose, is the presence of capacitors decou-
pling the Gm stage and the switching cell, thus avoiding the oﬀset from the
transconductor to propagate towards the output. Note that this also imply
that the switches do not dispose of a bias current, as it is in the Gilbert mixer,
thus they are realized employing MOS transistors: this fact sets some bounds
regarding the LO drive, which needs more swing (when compared to the bipo-
lar Gilbert mixers) to get reliable switching, and about the input common
mode of the TIA, that should be kept as low as possible. The oﬀset in this
mixer is ultimately set by the TIA stage, whose performance has to be suﬃ-
cient not to compromise the accuracy of the measurement: since the wanted
information lays at DC, it has to be designed in order to get the best matching
between its components.
2.6.2 Passive voltage-mode mixers
Mixers discussed so far perform mixing in the current domain, making
use of switches that steer the signal current between two branches in a square-
wave fashion. There exist also mixers operating entirely in the voltage domain,
skipping the previous V-I conversion usually performed by a transconductor.
These devices are generally attractive because they can operate with very
low power consumption, and are often realized in CMOS technology, since
it naturally provides good switches. A very simple mixer belonging to this
category is shown in Fig.2.14, and consists in a bridge built with four switches
driven by the LO signal. As in the Gilbert mixer, one pair of switches at a time
is turned on, while the other two are oﬀ: when M1 and M4 are on, vout(t) =
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Figure 2.13: Principle scheme of a mixer relying on a baseband TIA
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vRF (t), while in the following half-period M2 and M3 are on, thus vout(t) =
 vRF (t). Ideally the output port sees the RF voltage multiplied by a unity-
amplitude square wave, which as seen previously means the multiplication of
the two signals plus several spurious harmonics. The ideal gain of this mixer,
when driven by a square-wave like LO signal, is therefore:
Gmix;passive =
2

It has been demonstrated that this mixer version can theoretically achieve
a unity gain when driven by a sinusoidal LO with particular properties [19].
Unfortunately, remembering the results reported in Fig.2.6, even such a con-
version gain is too low, therefore an ampliﬁer would be needed to enhance it.
Moreover, as discussed when dealing with the TIA loaded mixer, a low output
common mode is desirable for reliable switching operation, but at the same
time such an output would be likely not suitable to feed an ADC, whose input
is subjected to swing limitations. These considerations lead to the need for
another stage, at least to perform the common-mode shifting, and again the
oﬀset performance would rely on this output stage. On the other hand, this
topology is very interesting because it is very simple, and does not show oﬀset
sources itself, unlike the Gilbert mixer. Concerning the linearity performances,
there are mainly two sources of distortion in this mixer:
1. the ﬁrst source of distortion is due to the input current ﬂowing through
the non-linear conductances represented by the MOSFETs;
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2. the second source of distortion is the modulation of the switching times
due to the RF signal.
Both of this non-linearities can be attenuated be means of a strong gate drive,
with very steep commutations, that keeps low conductances and makes negli-
gible the eﬀect of the RF signal.
Figure 2.14: An example of passive MOS mixer
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2.6.3 LO-swap functionality
In section 2.4 the impact of mixer output oﬀsets and quadrature error on
the phase measurement has been discussed and indentiﬁed as the main causes
of error. Here a simple calibration technique potentially capable of correcting
both of these erros is described. To introduce this issue it is useful to observe
what the I and Q output characteristics look like when aﬀected by oﬀset and
quad error, compared to the ideal case. Fig.2.15a shows that an error in
the phase shift between the LOs results in an horizontal shift of the output
characteristics with respect to one another, while Fig.2.15b highlights that the
presence of oﬀsets produce vertical shifts of the waves. These observations
introduce the issue of understanding if it is possible to compensate for these
errors exploiting some kind of post-processing of the acquired values. Let’s
make some considerations:
• if the ADCs had inﬁnite resolution, and if it was possible to change
the RF phase with inﬁnite resolution (without considering the possibly
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Figure 2.15: I-Q characteristics
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(b) DC oﬀset
non-linear behavior of the phase shifter), the oﬀsets could be directly
measured, and the quad error could be estimated looking at the distance
between the zeros of the I and Q characteristics;
• the phase shifter has ﬁnite resolution, thus it would be necessary to
interpolate the measured points of the I-Q characteristics to ﬁnd the
zeroes, reducing the precision of the estimation.
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• the limited resolution of the ADCs makes not possible to measure directly
the oﬀset. This makes even more diﬃcult to have a good estimation of
the quad error.
Therefore, it is not possible to perform these estimations by merely trying
to post-process the acquired values. On the other hand, recalling the results of
section 2.6.1 for the Gilbert mixer, it has been clariﬁed that the output oﬀset
does not depend on the input signals, at least if the distortion is negligible.
Such an approximation is satisﬁed in the considered conditions, because the
worst-case eﬀects of the non-idealities arise when the input power is minimum,
hence with the mixers operating far from the compression point. This means
that the oﬀset can be considered a constant DC voltage superposed to the
wanted DC signal.
If the LO signal is swapped, meaning that its phase is shifted by 180°, the
I and Q wanted outputs change in sign. Recalling (2.1) the result of such an
operation, taking into account the oﬀsets, is the following:
Iout(LO + ) + VOS;I =  Iout(LO) + VOS;I
Qout(LO + ) + VOS;Q =  Qout(LO) + VOS;Q:
It is therefore obvious that averaging the outputs obtained with the two con-
ﬁgurations of the LO signals, the oﬀsets can be estimated, since in this situa-
tion the measurement is performed on a signal detectable by the ADC. Still,
considering the magnitude of the involved signals, this estimation is quite in-
accurate. Looking at Fig.2.16 it is understood that, especially for very low
oﬀsets, the estimation varies with the input phase, and its characteristic re-
sembles a square wave. In the speciﬁc case depicted in the ﬁgure, the oﬀset
is less than a LSB, so the estimated oﬀset commutates between the LSB and
half the LSB. Hence, it is intuitive that a way to improve the measurement
is to average many estimations over the entire input phase sweep: the higher
is the number of estimations the closer is the average to the real value. This
artiﬁce is not only useful for oﬀset estimation, but also for quadrature error
detection: in fact, the position of the zeroes of the real I and Q waves can be
estimated in the crossings of the interpolated curves.
Summarizing, this technique potentially allows to compensate for both the
discussed error sources, at the price of introducing a LO driver circuit capable
of swapping the LO single-ended signals (thus inverting the diﬀerential LO
drive) and doubling the measurements performed over the input phase range.
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Figure 2.16: Oﬀset estimation through LO swap
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2.7 Detector top-level
So far the various blocks composing the system have been speciﬁed, analyz-
ing their required characteristics and critical points. What remain to specify
are the interfaces to the ports of the test chip: since the involved frequencies
extend up to 12GHz (24GHz in the case of the divider input), the RF and LO
input ports are fed by transmission lines, hence the input impedances of these
blocks need to be matched to the characteristic impedance in order to keep
a reasonable reﬂection coeﬃcient. Since the input impedance of the divider
and of the mixers, disregarding the employed topology, is not likely to be suf-
ﬁciently high over the whole frequency range of interest, it has been decided
to place in front of them a couple of high input impedance buﬀers preceded
by impedance matching networks. These blocks are also needed to supply the
following stages with the required currents, that for the mentioned reason are
not negligible at the highest frequencies, without loading the input ports. The
input buﬀers need also to be carefully layouted, because the parasitic capac-
itances on the input lines might worsen the impedance matching. Since the
wanted output signals are at DC, instead, the mixer outputs will be directly
connected to the relative port. The top-level architecture of the receiver is
thereby shown in Fig.2.17.
Note that, if two ADCs are employed, also the impact of mismatch between
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Figure 2.17: Top-level architecture of the phase and amplitude detector.
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the converters should be considered. To avoid this further complication, only
one ADC will be employed, and it will alternatively sample the two receiver
outputs by means of a switch, like shown in the picture.
Chapter 3
Design
3.1 Overview
In this chapter the design of the presented circuit blocks is addressed. In
section 3.3 it is described the optimization of the divider in order to improve
the quadrature error without losing output power. In section 3.4 it is ad-
dressed the problem of which mixer topology to choose, and the design of
the diﬀerent solution is reported, together with the performances. The pas-
sive voltage-mode mixer and the current-mode, TIA loaded one have not been
fully designed, but rather it has been conducted an investigation in order to
understand if their performance are comparable to the Gilbert mixers’. The
last section deals with the design of the buﬀers.
3.2 Active and passive devices: matching prop-
erties
The employed technology oﬀers diﬀerent types of components to build the
circuits, which are characterized by diﬀerent performances in terms of match-
ing. Since this aspect is a particular concern in the context of this work,
it is mandatory to understand which performance one might expect, and, if
two types of components are available, which one is more reliable from this
standpoint.
This is exactly the case of resistors, that are fabricated in two ways:
1. tantalum resistors;
2. polysilicon resistors.
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The latter have a higher sheet resistance compared to the former, so they tend
to occupy less area, but at the same time they exhibit a less precise abso-
lute value and they can withstand a lower RMS current. The available data
from lab measurements clarify that the matching properties of the polysilicon
resistors are better than tantalum one: indeed, on equal area, the standard
deviation of the R
R
in the tantalum case is 3 times the one measured for
polysilicon. Hence, polysilicon resistors have been employed for the circuits
described in this chapter.
Another comparison that can be done is between MOSFETs and HBTs,
since the described mixer typologies employ them both as switches. In this
case the issue is not as straightforward as in the previous case, since these
two kinds of devices operate in a physically diﬀerent way. Thinking of them
like switches, the key parameter is the threshold voltage in one case, and
the on-state base-emitter voltage, in the other. The available data predicts
that, on equal area, the relative error of the threshold voltage has a standard
deviation one order of magnitude higher than the Vbe
Vbe
. This result advantages
the bipolar option, even if it must be pointed out that FETs can be realized
in a wider area range.
3.3 Frequency divider
Dividers are often among the most critical parts in high-frequency circuits.
This block has been optimized starting from a previous version that does not
have suitable performances concerning the purpose of this work. Fig.3.2 shows
the full schematic of this circuit, composed of two CML ﬂip-ﬂops in cascade
with negative feedback.
The ﬁrst thing the should be pointed out is that, since this is a logic device,
it has to be operated with signals capable of completely steer the diﬀerential
pairs. This means that, taking into account the voltage drop on the emitter
resistance, the output waveforms need to exhibit an amplitude satisfying
V > 4VT + rEItail;
and since the thermal voltage and the emitter resistance both increase with
temperature, this condition has to be checked at the maximum operating tem-
perature. The diﬀerential amplitude V coincides with the output swing of
the latches: from this standpoint, care should be taken in avoiding the sat-
uration of the HBTs, a condition that would slow down the commutation.
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Regarding the input clock, it is driven by a sinusoidal wave provided by the
transmission line, that needs to have an amplitude suﬃcient to get fast com-
mutations, a concern especially a the low frequencies. To address this point
another aspect typical of CML dividers needs to be clariﬁed.
These systems are characterized by a self-oscillation frequency fso due to
the unstable equilibrium point they tend to assume: such a behavior stems
from the presence of the cross-coupled pairs, which are elements widely used
to build oscillators, since they exhibit a diﬀerential negative resistance. Thus,
the divider operated without an input signal tends to show at the output an
oscillation at fso, while with a proper input signal it locks at half its frequency.
This is a desirable property, since to produce an output signal at the self-
oscillation frequency it is necessary a very low clock diﬀerential amplitude.
Since the latch can be modeled (see [20]) like a system with no input, unity
positive feedback, and open loop gain
AOL =
 
gmLRL
1 + sRLC
!2
it is easy to see that a necessary and suﬃcient condition for the divider to
self-oscillate is given by the bound
gmL RL > 1
where gmL is the small signal transconductance of the latch HBTs. If such a
condition is not met, the divider can still work, but it requires usually a higher
clock amplitude, especially at low frequency. Usually, to give an intuitive
interpretation of the phenomenon it is provided a graph called sensitivity curve
relating the input frequency to the minimum input amplitude needed to achieve
a reliable operation: an example of such a graph is reported in Fig.3.1, showing
how the required amplitude drops practically to zero at 2fso. If the input
signal has an amplitude less than the one speciﬁed by the sensitivity curve,
the divider still operates, but the output spectrum is populated by further
harmonics, because during the slow commutation of the clock diﬀerential pair
enough time is left for the device to self-oscillate, resulting in bursts superposed
to the wanted output [21].
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Figure 3.1: Sensitivity curve of a CML frequency divider
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3.3.1 Design
In this work, the goal is to obtain a better matching among the components,
making the device at least functional (i.e. capable of dividing) up to 135 °C as
a conservative rule. Therefore, the adopted approach has aimed to scale the
transistor emitter lengths, meanwhile verifying the perfomances in terms of:
• commutation speed;
• output swing;
• standard deviation of the phase quadrature error, simulated through a
Monte Carlo analysis.
The speed of the system is basically limited by the time constant found at
the output node: when the device has to switch, indeed, it needs to charge the
total output capacitance, given by the following expression (referring to the
node connected at the collector of Q1):
CT = Ccs1 + Cbc1 + Ccs7 + 2Cbc7 + Cbe8 + 2Cbc8 + Cbe9 + (1  Av)Cbc9
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Figure 3.2: Schematic of the CML frequency divider
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Considered this, the latch delay results latch = RLCT , and the maximum
frequency of the clock signal is roughly bounded by two latch delays:
fmax =
1
2latch
Other authors give a slightly diﬀerent solution of this problem [20], whose
accuracy depends also on the technology adopted (either CMOS or bipolar).
Anyway, the result should be taken as an indication, because it cannot take
into account the eﬀect of the parasitics, and of the asymmetries introduced by
the layout, that is a very critical aspect. Table 3.1 shows the performances of
the ﬁrst version of the divider, tested with an ideal input buﬀer, and driven
by an input power Pin = 3dBm, which has resulted to be suﬃcient to guar-
antee correct operation over the whole frequency range. The parameter err
identiﬁes the standard deviation of the quadrature error, and is evaluated at
fout = 12GHz, T = 85 °C and Vcc = Vcc;nom + 5%, because this is the worst
case condition. The parameter le refers to the emitter length of the transis-
tors composing the clock, sampling and latching pairs, and it has been scaled
up to 4 times the original size, decreasing at the same time the value of the
load resistors, in order to keep the same output swing. How can be observed,
the maximum frequency of operation increases with the size, because the total
capacitance at the output node does not grow linearly meanwhile (due to the
contributions of the base-collector and collector-substrate capacitances). Of
Table 3.1: Performances of the frequency divider.
le [m] Itail [mA] RL [
] fmax [GHz] err [°]
le;ref 1:7 140 65 0.43
2le;ref 3:4 70 78 0.3
4le;ref 6:8 35 89 0.26
course, this result is not reliable, since it has been tested the divider without
a load and with an ideal input, but it gives an indication on the potential
performances of the divider. The conﬁguration ﬁnally chosen is the one with
le = 4le;ref . Section 3.5 deals with the design of the EFs, and it gives an over-
look on the performances in the practical conﬁguration. It has been decided
to buﬀer not only the input but also the outputs of the divider, mainly for two
reasons:
• the switching cell of the mixers exhibits a capacitive input impedance at
high frequency, that would add up to the other contributions, slowing
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down the commutation;
• one of the versions of the Gilbert mixer has been designed with a DC
coupling to the switching cell, and the buﬀer is useful as a level-shifter,
providing a suitable DC operation point.
Finally, to achieve a reliable operation also at 135 °C the output swing has
been increased, with respect to the original conﬁguration, by setting the value
of the load resistance at 45
, that gives V = 0:3V . This is useful because it
guarantees correct switching even in the condition of reduced supply voltage
(Vcc = Vcc;nom   5%), and it further speeds up the commutation without com-
promising the operation of the following stages. The self-oscillation frequency
results to be fso = 21:8GHz.
3.3.2 Stability
Figure 3.3: Small signal equivalent circuit for stability analysis
Zs
Cbe
Cbc
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Cbc
1/gm 1/gm
gmVbe1 gmVbe2
CL
ZL
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Vi
Since at the RF frequencies of operation the inductive and capacitive par-
asitics are absolutely not negligible, as explained in section 1.5.6, a common
practice consists in make sure that the circuit interfaces are unconditionally
stable, meaning that for every possible source and load impedance, the mag-
nitude of the reﬂection coeﬃcient at the input and output port keeps lower
than one. A couple of conditions that are usually checked to ensure this safe
behavior are the Rollet’s one
Kf > 1
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along with the auxiliary condition
b1f > 0:
These conditions need to be checked especially in the most critical conditions,
which are usually at the minimum operating temperature and with the max-
imum supply voltage, because the transconductance of the HBTs is thereby
maximized. Stability should be checked relatively to each pair of ports in the
circuit, considering both single-ended and diﬀerential stimuli. In this case the
diﬀerential ports are generally less critical than the single-ended ones: for ex-
ample, if the input impedance of the clock diﬀerential pair is considered, it is
easy to see that at high frequency it is essentially given by the base-emitter
capacitance in series with the base resistance, since the Cascode level repre-
sented by the upper pairs does not produce a signiﬁcant Miller eﬀect, and
this is true independently of the considered load impedance Thus, the input
Figure 3.4: Compensation network added to the clock input
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reﬂection coeﬃcient results
j inj =
Zin   Z0Zin + Z0
 =
rb +
1
sCbe
  Z0
rb +
1
sCbe
+ Z0
 < 1
and in this situation the circuit is unconditionally stable. If instead single-
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endend impedances are considered, the situation is diﬀerent: for example,
suppose the input port to be connected to a terminal of the clock diﬀerential
pair, while the output port is connected to the other one. This situation could
happen in practice if a disturb was superposed to the wanted signal only on
one input line, at the LO port. The equivalent small signal circuit is shown
in Fig.3.3. It can be observed that the circuit in this conﬁguration resembles
an EF buﬀer, due to the low impedance seen at the emitters of the Cascode
level. Neglecting the base-collector capacitances, the impedance seen by the
input port, after Zs is
Zin =
2
sCbe

1 + s

ZLCbe
2
+ CL
gm

+ s2CLCbe
2g2m
1 + s(ZLCbe +
CL
gm
) + s2CLCbe
g2m
:
If an inductive output impedance is taken into account, which is realistic for an
EF, the magnitude of the reﬂection coeﬃcient results to be the one shown in
Fig.3.5a, and it is clear that in this situation the system is conditionally stable.
A way to ﬁx this could be to put some series resistance in front of the bases of
the HBTs composing the diﬀerential pair, but this solution has been found to be
not suitable because it requires too high values of the resistors. An alternative
solution, is the one shown in Fig.3.4, showing the compensation resistors in
parallel with the input. From a diﬀerential signal standpoint, they consist in
a further load of magnitude equal to 2Rc. A single-ended signal, instead, sees
only Rc if the MOS capacitor is suitably dimensioned. Remembering that the
aim is to make the total impedance show a positive real part, let’s see the eﬀect
of Rc at the frequencies for which, on the contrary, Zin assumes a negative real
part:
Zin(j!0) =  R(j!0) + jX(j!0)
Zin;tot(j!0) = Rc//Zin(j!0) =
R(j!0)Rc(R(j!0) Rc) +RcX2 + j(R2cX)
(Rc  R)2 :
It is therefore clear that a suﬃciently low resistance should ﬁx the problem.
It has been veriﬁed experimentally that a Rc = 400
 is suﬃcient to solve
the problem and get unconditional stability. Fig.3.5b shows the input reﬂec-
tion coeﬃcient with the compensation resistors added, considering the same
inductive load used for Fig.3.5a.
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Figure 3.5: Input reﬂection coeﬃcients considerated in the stability analysis
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3.4 Mixers
In this section it is faced the design of the mixers. Several solutions have
been tested in order to understand which one is the most suitable. First, the
design of the standard Gilbert double-balanced mixer is addressed, hence it is
described the design of the Gilbert mixer with the LO-swap feature. Finally,
also the mixers with MOS switching cell are presented.
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3.4.1 Gilbert double-balanced mixer
This structure, probably the most used to build mixers, has been brieﬂy
discussed in section 2.6.1. It has been optimized in order to get the best
possible matching, thus the lowest output oﬀset and to reach this goal more
than one conﬁguration has been investigated.
Input dynamic range As speciﬁed, the detector has to guarantee its per-
formances on an input dynamic range of 20dBm. For all the Gilbert mixers
that have been designed and tested, it has been veriﬁed that the minimum
manageable input power is approximately -20dBm: below this bound, in fact,
the eﬀect of mismatch cause the phase error to exceed the specs. Thus, in the
following discussion on Gilbert mixers it is assumed a minimum power level
PRF;MIN =  20dBm and a maximum one PRF;MIN = 0dBm.
Coupling The ﬁrst question to answer has been how to couple the mixer to
the RF buﬀer and to the frequency divider. This raises some considerations:
• coupling capacitors prevent the propagation of the DC oﬀset between the
connected stages, avoiding it to contribute to the overall output oﬀset;
• coupling capacitors contribute to the capacitve loading of the driven
stage through the parasitics, and this can be a problem if the absorbed
current is high enough to cause distortion;
• coupling capacitors are further components that are aﬀected by mis-
match;
• coupling capacitors are typically area-consuming, so if possible it is better
to avoid them.
Concerning the RF input, it has been veriﬁed by simulation that a fully
matching-optimized input buﬀer does not contribute with an input oﬀset suf-
ﬁcient to justify the insertion of capacitors to cancel it out. Moreover, at high
frequency the input impedance of the transconductor is basically capacitive,
hence the voltage signal at its input is determined by the equivalent capaci-
tive divider: such a situation is graphically highlighted by Fig.3.6. This is a
further reason to choose DC coupling at this input port, because, as clariﬁed
in section 2.4.2, the limited ADC resolution makes important to maintain the
highest possible signal level. Regarding the switching cell, the issue is a bit
tricky, because in this case the insertion of the capacitors worsen the output
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Figure 3.6: Eﬀect of coupling capacitors on input stage
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oﬀset, even with big, well-matched capacitors, exactly the contrary of what
one might expect. The reason behind such a behavior is that the capacitive
loading eﬀect due to the parasitics slows down the commutation, enhancing
the eﬀect of the other oﬀset sources. Therefore, the ﬁrst version of the Gilbert
mixer has been designed with DC coupling at both the RF and LO ports.
Transconductor Basically, a transconductor is a block providing conversion
from the voltage domain to the current one with gain Gm, and in diﬀerential
circuits it is usually realized employing an emitter (source) coupled pair. The
transconductor is the main source of distortion in the Gilbert mixer, thus it
must be carefully dimensioned in order to avoid nonlinearities, especially at
the highest input power. There are two situations that must be avoided, in
this sense:
• the transistors (the HBTs composing both the diﬀerential pair and the
tail generator) must not saturate, otherwise their transconductance and
output resistance would drop resulting in a non linearity;
• the tail current must not be completely steered by the input signal, a
situation that would produce distortion as well.
The DC transfer characteristic of an emitter-coupled pair is given by
Iod = Io1   Io2 = Itail  tanh
 Vid
2VT

: (3.1)
the previous result can be obtained by applying the KVL at the diﬀerential
input, and recalling the exponential ic   Vbe relationship typical of bipolars.
This relationship is plotted in Fig.3.7, where it is highlighted that to completely
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steer the tail current a voltage Vid ' 4VT is required, as pointed out also in sec-
tion 3.3. To enhance the linearity of the diﬀerential pair, emitter degeneration
Figure 3.7: DC characteristic of a diﬀerential pair with Itail = 5mA
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is usually exploited, which can be either resistive or inductive. In this work it is
desirable to avoid the usage of inductors due to their area occupation, thus re-
sistive degeneration has been employed. Its eﬀect is easy to understand without
employing further formulas: in the degenerated pair, when the current is com-
pletely steered, the voltage drop on the resistor connected to the transistor be-
ing on is REItail, while on the other resistor there is zero drop. This means that
the input voltage needed to completely steer the current is roughly extended by
REItail, with respect to the non-degenerated case. Fig.3.8 shows two examples
of degenerated transconductors. To understand the reason behind the choice
of the adopted solution it is useful a numerical example: considering that the
divider outputs are biased at Vdd V /2 = 3:15V , and that they are buﬀered,
the switching cell is driven with a DC level Vb;switch = Vout;div   Vbe ' 2:3V
(since the HBTs have a Vbe ' 800   900mV ), thus at the collectors of the
HBTs belonging to the transconductor it is found DC level of approximately
Vc = Vout;div   2Vbe ' 1:5V . Suppose that at the tail transistor collector is
present a DC voltage level of Vt ' 700mV , in order to keep it safely in the
active region. If the transconductor of Fig.3.8a is employed, and a voltage
drop REItail/2 ' 100   200mV is present on the degeneration resistors, as a
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Figure 3.8: Resistive degeneration in diﬀerential pairs
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result Q1 and Q2 would operate with a DC collector-emitter voltage
Vce;DC = Vc  REItail/2  Vt ' 500mV:
If the maximum input power PRF;MAX = 0dBm is applied, that means a
diﬀerential amplitude of VRF ' 450mV , then Q1 and Q2 would likely reach
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the saturation. Following these simple considerations the transconductor of
Fig.3.8b has been preferred, because it has the advantage of saving the voltage
drop on RE. Moreover, it has a single degeneration resistor, instead of two,
that is better from a matching standpoint. On the other hand, it should be
pointed out that common-mode signals, with this conﬁguration, do not see the
degeneration resistance, hence the CMRR of this stage relies on the output
impedance of the tail current generators, that is mainly capacitive at high
frequencies. The diﬀerential transconductance of this stage, easily obtained
from the small-signal equivalent circuit, is
Gm ' gm
1 + gm
RE
2
 1 + s
RE
2
CL
1 + sCL+Cbe
gm
: (3.2)
The common-mode transconductance results
Gm;cm ' sCL
1 + sCL+Cbe
gm
and thereby the CMRR is
CMRR =
gm
sCL(1 + gmRE)
(1 + sRECL)
conﬁrming that, at high frequency, the common-mode rejection is limited by
the tail generators capacitance.
The complete schematic for this mixer core is reported in Fig.3.9.
Noise Noise is not among the speciﬁcations, in this work, but it is anyway
good to make the devices the least possible noisy, without compromising the
other performances.
To understand which are the parameters to set in order to minimize the
noise ﬁgure it is worth making some investigations on the contributions. The
following analysis is referred to the approach extensively explained in [13,
pp. 748-788]. Noise in bipolar transistors belongs to three categories:
1. thermal noise due to the resistive contribution, such as the base resis-
tance;
2. shot noise, a kind of white noise typically found in junction devices,
related to the ﬂow of DC currents;
3. burst noise and ﬂicker noise, that are both low-frequency noise with a
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Figure 3.9: Schematic of the matching-optimized Gilbert mixer
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PSD that decreases with frequency, and they are usually related to the
base current.
It can be demonstrated that the noise sources in a bipolar can be modeled
through an equivalent voltage noise generator placed in series to the base, and
a current one connected in parallel. In particular, the equivalent voltage PSD
is given by
veq
2
f
= 4kT

rb +
1
2gm

taking into account the thermal noise due to the base resistance and the shot
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noise related to the collector current Ic. Similarly, the equivalent current PSD
results
ieq
2
f
= 2qIb +K
0
1
Ib
a
f
+
Ic
j(j!)j2
where the last two terms represent the mentioned low frequency noise.
Now, these generators are used to ﬁnd equivalent input-referred noise gen-
erators for the whole transconductor, taking into account also the degeneration,
and the eﬀect of the tail current generators. Generally, since the noise contri-
bution of the transistors are independent, the transconductor from the noise
standpoint cannot be simpliﬁed employing single-ended equivalent circuits.
Anyway, the noise can be modeled using equivalent noise generators referred
to each input, like shown in Fig.3.10a. In this context, only the voltage gen-
erators are calculated, since the transconductor is driven by a low impedance
source, thus the current generators have no practical impact. Moreover, the
fact that the transconductor has high CMRR, at least at low frequency, per-
mits to further simplify the problem, because it is possible to move, without
losing information, one of the voltage noise generators to the other input, thus
leading to the schematic of Fig.3.10b.
The analysis to calculate the expression for the PSD of the input voltage
noise generator is described in appendix A, whilst here it is reported the result:
veq
2
f
= 2  4kT
"
rb1 +
1
2gm1
+
 
rb;tail +
1
2gm;tail
+Rdeg
!

 
gm;tailRE
1 + gm;tailRdeg
!2#
+ 4kTRE
= 4kTReq
(3.3)
Noise is subjected to mixing as well as any other signal. This means that, at
the output of the mixer it will be found a noise PSD which, at each frequency,
is the sum of all the noise contributions resulting from the mixing with the
LO signal and its harmonics[22]: for a given frequency f0, thus, the terms of
interest lay at the frequencies fLO  f0, 3fLO  f0, 5fLO  f0, and so on. To
calculate the output noise, it is necessary to sum all these terms, that results
in the multiplication by the factor
n = 2 

1 +
1
32
+
1
52
: : :

=
2
4
:
Supposing that the switching cell contributes in a negligible way, taking into
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Figure 3.10: Representation of the transconductor with equivalent input noise
generators
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account the gain of the mixer and the contributions of the load resistors, the
total output noise PSD results
vn;o
2
f
= 8kTRL + n 
 2

GmRL
2
 4kTReq:
The spot SSB (Single Side Band) noise ﬁgure is thereby calculated, referring
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to an equivalent source noise taken into account through the resistor Rs:
NFSSB =
SNRin
SNRout
=
Pin
G2mixPin
 vn;o
vn;i
=
8kTRL + n 

2

GmRL
2
 4kTReq
2

GmRL
2
 4kTRs
(3.4)
This result highlights that, to reduce the noise ﬁgure, since the values of the
physical resistors will be set by other requirements, it is useful to maximize the
size of the transistors or employ multiple base conﬁguration, where possible,
to reduce the base resistances, meanwhile avoiding excessive biasing currents
that would enhance the shot noise contribution.
Note that, for simplicity, the presented results do not take into account
the ﬁltering eﬀects of the parasitic capacitances. The simulated noise ﬁgures,
indeed, approximately matches the prediction provided by this analysis only
setting quite low LO frequencies.
In the following sections, the noise ﬁgure is employed to provide a further
comparison between the diﬀerent types of mixers that have been investigated.
All the results refer to a reference source noise resistance of 100
.
Bias current choice and components sizing In section 2.6 it has been
derived the ideal gain of the Gilbert mixer, expressed by (2.6). Obviously
this holds in the case of perfect, square-wave like, switching. In practice, due
to the ﬁnite bandwitdh of the driver circuit, the cummutation takes some
time, resulting in a certain reduction of this gain: recalling Fig.2.11, equation
(3.1) and under the hypotesis of linear transconduction, the diﬀerential output
current is:
I = Io1   Io2 = IS1 + IS3   (IS2 + IS4)
=

Ibias +
iRF (t)
2

 tanh

 vLO(t)
2VT

 

Ibias   iRF (t)
2

 tanh
vLO(t)
2VT

(3.5)
neglecting, thus, the bias terms, and imposing iRF (t)
2
= Gm
vRF (t)
2
,
I =  GmvRF (t)  tanh
vLO(t)
2VT

:
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By averaging this function over the RF period, the DC value of the output
diﬀerential current is obtained.
A few considerations on the bias and resistor size choice are now discussed.
The expression of the transconductance for a bipolar transistor is gm = IcnVT ,
where the factor n ' 1:5  2 takes into account the degeneration eﬀect of the
parasitic emitter resistance. Substituting (3.2) in (2.6) and expanding it is
obtained:
Gmix =
4

 RLIc
2nVT +REIc
: (3.6)
This equation identiﬁes three quantities to work on:
1. linearity, quantiﬁed by REIc (provided that all HBTs work in the active
region);
2. gain Gmix;
3. voltage drop on the load resistors RLIc.
In particular, the eﬀect of the circuit parameters are:
• increasing the current enhances gain and linearity, but also decreases the
DC output common mode, possibly leading to switches saturation;
• increasing RE improves linearity but decreases Gmix;
• increasing RL enhances Gmix, but lowers the output common mode.
Before eﬀectively sizing the components one last phenomenon has to be
considered. Mixers are being used to provide a DC voltage proportional to
the cosine of the phase diﬀerence between RF and LO. When this shift is 90°,
the diﬀerential output at DC should be zero, even with the most powerful in-
put, and in that particular situation the HBTs componsing the switching cell
have to commutate when the current is at its absolute maximum value. The
described switching condition is the worst-case one, because the base-emitter
junction of the switch is ﬂooded by diﬀusion charge due to the high corrent
conduction, resulting in a big equivalent capacitance to discharge, that re-
quires time. The practical eﬀect of this phenomenon is a non-zero DC value
for a 90° RF-LO phase shift. Fig.3.11 reports the result of a simulation which
clariﬁes the behavior of the mixer over the whole phase range. As can be ob-
served, the real characteristic is perfectly aligned to the ideal one near the top
and bottom values, while tends to drift slightly around the zero values. This
provokes of course a phase detection error, but the most critical eﬀect regards
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Figure 3.11: Eﬀect of limited switch bandwidth with max RF power
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the amplitude detection: indeed, the phase error consists in a deviation from
the ideality which, as veriﬁed a posteriori simulating the optimized circuit,
reaches up to 1°, but without a serious oﬀset impact, because the amplitude
considered is two to three orders higher. Regarding the amplitude, instead,
the eﬀect is depicted in Fig.3.12, where it is shown that the detected value is
not constant over the phase shift, but exhibits an ‘oscillation’. Remembering
the speciﬁcation bound of 0:5dB, it is clear that this behavior could lead the
detector to exceed the amplitude error bound in some very particular condi-
tions, for example the combination of a reduced tail current and an ‘unlucky’
value of the RF-LO phase shift. For this reason, the linearity of the mixers
needs to be carefully oversized, to keep some safety margin.
Regarding the transistors emitter lengths and conﬁguration choice, the
transconductor HBTs have been set at the maximum available size and in
double-emitter conﬁguration, exploiting the best possible matching to mini-
mize their oﬀset contribution, enhancing the transconductance, and minimiz-
ing the equivalent base resistances, thus the noise contribution. The switching
cell HBTs have been sized in the same way, even if big transistors mean big
capacitances to be driven by the LO, because it has been veriﬁed by simula-
tion that this conﬁguration leads to the minimum oﬀset contribution, hence
to the minimum phase error. The tail transistors, instead, have been kept as
small as possible so as to minimize their base-collector and collector-substrate
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Figure 3.12: Eﬀect of limited switch bandwidth with max RF power
0 50 100 150 200 250 300 350
−1.75
−1.7
−1.65
−1.6
−1.55
−1.5
−1.45
−1.4
−1.35
φLO−φRF [°]
D
et
ec
te
d 
am
pl
itu
de
 [d
B]
capacitances and obtain the best CMRR even at high frequnecy. Concerning
the remaining parameters, the adopted solution has been the following:
• Itail = 4:7mA;
• RL = 180
;
• RE = 80
.
The nominal performances thereby result:
• gain Gmix = 6:9dBV ;
• input-referred 1dB compression point 1dBCP = 3dBm;
• output common-mode DC voltage 2:45V ;
• NFSSB ' 10dB in the white, with a corner frequency fco ' 1kHz.
Stability Being a circuit that operates at high frequency, the mixer has to
provided with stable interfaces to make sure that no unwanted oscillations
show up. The stability issue has been faced the same way as seen for the
divider in section 3.3.2, because it also relies on diﬀerential pairs. The most
critical interfaces to stabilize result to be the single-ended one, because the
circuit tends to respond like an emitter follower, that is known to have an
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high frequency input impedance with a potentially negative real part. The
solution found to solve the problem matches again the one adopted for the
divider, which is depicted in Fig.3.4. The stability checks have been carried
out between all pairs of ports, both single-ended and diﬀerential, verifying that
the stability conditions Kf > 0 and B1f > 0 hold in all the cases.
3.4.2 Gilbert mixer with LO-swap functionality
In this section it is discussed the designed of the Gilbert double-balanced
mixer featuring the LO-swap functionality which, as explained in section 2.6.3,
provides the possibility of detecting both the DC oﬀset and the quad error. It
has been mainly an evolution of the design described in the previous section,
hence the relevant diﬀerences are going to be explained. Since the oﬀset is
going to be compensated, it is not necessary to fully optimize this stage in
terms of matching, then it is possible to improve other aspects. On the other
hand, it is useful to get good matching where possible without compromising
other performances.
LO driver circuit The complete schematic of this mixer is shown in Fig.3.13.
The LO driver circuit, that must be capable of providing the LO inversion of
phase, has been built exploiting the same structure of the basic mixer: the
transconductor is driven directly by the divider, that makes it switch sharply,
thus it needs no degeneration, while the block called ‘switching cell’ here is
DC-driven by a logic gate, and is exploited to swap the currents generated by
the transconductor, getting the desired inversion. When the circuit operates,
only two of these four transistors are on, thus the circuit assumes the structure
of a Cascode ampliﬁer, that has the advantage of a reduced input capacitance.
The transistors belonging to the input diﬀerential pair have been set at
maximum size because the input capacitance of the stage mainly depend on
the Cbe ' gmF , that is proportional to the bias current. Maximizing the size,
hence, does not aﬀect the performances, and it has the advantages of
1. improved matching, that is anyway desirable;
2. reduced base resistance, thus reduced noise contribution.
Regarding the transistors responsible for the phase inversion (Q7 10), they
have to be sized together with the load resistors and the switching cell they
are going to drive, because all these components aﬀect the resulting switching
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delay. The total capacitance connected to the output node results indeed
CL = 2Ccs;casc + 2Cbc;casc + 2Cbe;switch + 2Cbc;switch + Cpar:
Note that the ﬁltering capacitors at the output of the mixer practically shot-
circuit the load resistances at high frequency, making negligible the Miller eﬀect
on the HBTs of the switching cell.The bandwidth of the LO driver circuit is
therefore approximately
fLO;driver =
1
2RLCL
: (3.7)
In this situation, since the output oﬀset is going to be compensated through
the calibration, it has been preferred to AC couple the driver to the switching
cell, since this leaves the freedom to choose the input bias levels independently.
The coupling capacitors have been sized in order to make their contribution
negligible with respect to the input capacitance of the switching cell, meanwhile
avoiding to oversize them, so as to keep as low as possible the parasitics. The
contribution of Q7 10 to this time constant then results quite small, since the
heaviest terms are the base-emitter capacitances and the parasitic ones. Note
that the mismatch of these transistors is also quite negligible, because they do
not work as diﬀerential pairs. At this point, CL is ﬁxed, so RL has been chosen
to achieve the wanted bandwitdh, and ﬁnally the tail current has been set so
as to obtain the wanted swing.
Mixer core The design of the mixer core has followed the same guidelines
discussed in section 3.4.1, with some relevant exceptions:
1. the DC input bias of the switching cell can be set independently, thus
there is more ﬂexibility to exploit in choosing the DC output common
mode;
2. there is no need to size the switching cell as in 3.4.1; in particular it
can be avoided the double emitter conﬁguration, which leads to multiple
bases, thus to a heavier Cbc then the standard conﬁguration.
Leaving apart the phase measurement performances of the LO-swap cali-
bration technique, that will be described in chapter 5, the freedom given by
the fact that it is possible to avoid concentrating mostly on the matching gives
the possibiliy to optimize the amplitude measurement, whose critical aspect
have been highlighted in section 3.4.1. This conﬁguration indeed permits faster
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Figure 3.13: Schematic of the Gilbert mixer with LO swap functionality
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commutations, thus a behavior closer to ideality than the Gilbert mixer ana-
lyzed in the previous section, leading to a lower amplitude measurement error
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at PRF;MAX .
Tables 3.2 and 3.3 show the chosen component parameters for this version
of the Gilbert mixer.
Table 3.2: HBT emitter lenghts.
lE;Q1 2 [m] lE;Q3 6 [m] lE;Q7 10 [m] lE;Q11 12 [m]
10lE;min 4lE;min 10lE;min 10lE;min
Table 3.3: Component parameters.
RL1 RE RL2 Itail1 [mA] Itail2 [mA]
30
 75
 175
 12mA 6mA
The performances result:
• gain Gmix = 6:7dBV ;
• input-referred 1dB compression point 1dBCP = 5dBm;
• output common-mode DC voltage 2:4V ;
• NFSSB < 13dB in the white, with a corner frequency fco ' 1kHz.
As can be observed, with respect to previous version, the current have been
boosted with the aim of providing a higher compression point, thus a reduced
amplitude error, especially in the case of low supply voltage. The gain, instead,
remains roughly the same, like the noise ﬁgure and the output common mode.
Fig.3.14 shows the ratio of the amplitude measured at PRF;MAX to the one
measured at PRF;MIN over the whole phase range, comparing the performance
of this mixer and those of the full matching-optimized Gilbert mixer. The
simulation has been carried out setting the situation that causes the lowest
bias current, hence the lowest linearity for the transconductor. Note that
in this situation the matching-optimized mixer displays both bigger error on
average and wider deviation of the measured amplitude over the input phase
range. Finally, all these advantages come at the price of a slightly increased
noise ﬁgure, due to the higher currents and degeneration resistor.
Again the apporach to stability has been the one previously described, and
the same adopted solutions.
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Figure 3.14: Ratio of the ampltidue measured at PRF;MAX to the one at
PRF;MIN
0 20 40 60 80 100 120 140 160 180
19.4
19.45
19.5
19.55
19.6
19.65
19.7
19.75
19.8
19.85
19.9
φLO−φRF [°]
∆ 
A 
[dB
]
 
 
LO−swap version
Full−matched version
3.4.3 TIA loaded passive mixer
The design of this mixer, introduced in 2.6.1, is somehow more ﬂexible than
that of the Gilbert mixer, because it is partitioned into blocks (transconduc-
tor, switches and TIA), each with its own bias. It basically re-employs the
transconductor discussed in the previous sections to provide voltage to current
conversion. The signal current divides between the load of the transconductor
and the low impedance oﬀered by the series switches-TIA. For this reason,
a high impedance load is desirable for the transconductor, but this cannot
be achieved through physical resistors, because it would lead to an excessive
voltage drop. A useful solution, in this sense, is the one described in [23], em-
ploying self-biased MOS active loads in the conﬁguration shown in Fig.3.15 the
bias current ﬂows through the pMOS transistors, while the resistors connected
between drain and gate set the load seen by a diﬀerential signal. Of course,
the active loads need to be properly sized, because the parasitics Cdb and Cgd
are also found at the output node, and they could serioulsy compromise the
gain at high frequency.
The switching cell is realized through the double-balanced bridge already
discussed in the previous chapter, and depicted in Fig.2.13. The LO signal
has been boosted through a driver circuit to achieve a swing higher than the
one provided by the divider, thus enhancing the conductance provided by the
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Figure 3.15: Self-biased active loads for the transconductor
Vdd Vdd
R R
switches. Making the FETs inﬂuence negligible is desirable, since their gds is a
source of distortion. The expression of the switch conductance is the following
gds ' nCoxW
L
(V^LO   Vin;T IA   Vth):
The previous formula points out that an increased conductance is possible at
the price of
• a stronger LO drive;
• an increased W/L, that causes also an increase in the parasitics of the
switches, and might reduce the bandwidth of the driver.
If the employed FETs have the body connected to ground, it is also desirable to
provide the TIA with an input common mode as low as possible, to minimize
the body eﬀect. The employed driver circuit is very similar to the one presented
for the Gilbert mixer with LO-swap functionality, and it is not going to be
discussed again here. The main diﬀerence consists in the higher swing it needs
to provide, that has been set to ' 800mV , while the switches has been biased
very close to the threshold, in order to make them switch very readily.
To carry out a comparison with the Gilbert mixer implementation, it has
been designed a TIA fully optimized in terms of matching, since this stage is
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the one that mainly inﬂuences the output oﬀset. The TIA has been realized
in a very simple form using a buﬀered diﬀerential ampliﬁer as the gain stage,
with a resistive feedback that allows to get a low input impedance. It is worth
pointing out that this is not the best solution to get a low input common
mode, but it has been adopted mainly for its simplicity, with the idea that a low
number of well-matched components likely leads to an overall low oﬀset. Such a
conﬁguration is shown in Fig.3.16a, with an output buﬀer that gives robustness
with respect to loading eﬀects, and help lowering the common mode input-
output voltage. The single-ended small signal equivalent circuit is reported
in Fig.3.16b, where Aef represents the gain of the emitter-follower stage, and
C1 the capacitance at its input node. It represents an ampliﬁer with shunt-
shunt feedback, thus its loop gain needs to be analyzed to detect an eventual
instability, and characterize its performances. The parameters of the feedback
Figure 3.16: Transimpedance ampliﬁer
Vdd Vdd Vdd Vdd
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Q4
RF
RF
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Vb
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(a) Schematic
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(b) Single-ended small signal circuit
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result:
AOL =   RF//Rin
1 + sRF//RinCin
 gmR1
1 + sRL1C1
 Aef (s)
 =   1
RF
where Aef (s) exhibits a (dominant) pole approximately at !p;ef = gm;efCbe+CL . The
input impedance and the transimpedance, at low frequency, are reported as
follows:
Zin;T IA ' RF
1 + gm1RL1
 1
1 + s CinRF
1+gm1RL1
ZTIA '  RF gm1RL1
1 + gm1RL1
 1
1 + s RFCin
1+gm1RL1
:
To obtain performances comparable to the Gilbert mixers, RF has been set to
a value of 200
. The target gain for the ampliﬁer is 20dB, so as to achieve
an input impedance of less than 20
. In this situation, the system is easily
stable with a phase margin close to 90°, because the term RFCin dominates
over the other poles, also thanks to the Miller eﬀect that enhances the input
capacitance. The proposed circuit has been realized both with bipolars and
MOSFETs to compare the oﬀset statistics. Note that the oﬀset error intro-
duced by the buﬀer undergoes an attenuation equal to the loop gain, because it
can be modeled like an error that sums to the signal after the gain element. On
the contrary, the diﬀerential pair oﬀset errors does not suﬀer such an attenu-
ation, and in particular, the current oﬀset is ampliﬁed by the transimpedance
of the stage. The current oﬀset can be calculated as the diﬀerence between
the base currents when the input is left opened
IOS =
IC1
F1
  IC2
F2
that, under the hypothesis of small deviations of the parameters from the
ideality, leads to1
IOS =
IC
F

F
F
+
R
RC

:
The previous result highlights that, for example, if the resistors and beta mis-
match sum to a 20% overall deviation, the oﬀset current would be approxi-
mately 0:2IB, and the output oﬀset VOS;out ' 0:2RF IB. To obtain good per-
formances with this mixer, it is therefore convenient to employ well-matched
diﬀerential pair and load resistors, possibly avoiding high biasing currents, or
1See [13] for the complete analysis.
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skipping the problem using a FET pair.
The nominal performances for this mixer are result:
• gain Gmix = 7:2dBV ;
• input-referred 1dB compression point 1dBCP = 3dBm;
• input-output common-mode DC voltage 1:5V ;
• NFSSB ' 11dB in the white, with a corner frequency fco ' 10kHz
(bipolar TIA version).
Therefore, this kind of mixer provides performances comparable to the Gilbert
mixer, in terms of gain and linearity. The noise ﬁgure at high frequency as-
sumes a comparable value as well, but the corner frequency results higher.
3.4.4 Passive voltage-mode mixer
As pointed out in the previous chapter, this mixer is not suitable to the aims
of this work because of its attenuation. Employing a pre-ampliﬁer, on the other
hand, is not an eﬀective solution, because the compression would bound the
dynamic range preventing the structure to meet speciﬁcations. One possible
solution, then, is to put an ampliﬁer after the mixer, like the solution proposed
in [5]. This is not a great idea in terms of noise, since the noise produced by
the switches is ampliﬁed as well. However, noise is not a main concern in this
situation, and it has been considered worth trying to investigate this solution,
so as to have a further comparison with the Gilbert mixer performances.
The employed ampliﬁer is composed of a couple of pMOS source followers
that work with a zero input common mode, followed by a diﬀerential ampliﬁer
providing the desired gain, as shown in the principle schematic of Fig.3.17.
Note that in this case the mismatch of both the source followers and the
diﬀerential pair contribute to the output oﬀset. On the other hand, the size of
the MOSFETs composing this stage can be increased as long as the equivalent
load capacitance cause negligible current absorption from the input buﬀer,
because, as demonstrated in [19], the eﬀect of load capacitance on the mixer
gain is simply the one of a single-pole ﬁlter applied after mixing, hence it cause
no eﬀect on the gain of the structure. The switching cell, introduced in the
previous chapter, has been designed in a way similar to the one of the TIA
loaded mixer. To reduce the distortion arising from the non-linear conductance
of the switches and the modulation of the switching times due to the RF
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leakage, it has been re-used the LO driver circuit already mentioned, that
provides a strong overdrive with steep commutations. The size of the switches,
as well, has been chosen to enhance the conductance without compromising
the bandwidth of the driver.
Figure 3.17: Ampliﬁer with level shifter employed with the passive mixer
VddVddVddVdd
RL1 RL1RL2 RL2
M1 M2
M3 M4
Vout
Vi1 Vi2
Itail
The nominal performances for this mixer, provided with the output ampli-
ﬁer result:
• gain Gmix = 7:4dBV ;
• input-referred 1dB compression point 1dBCP ' 5dBm;
• output common-mode DC voltage 1:12V ;
• NFSSB ' 19:5dB in the white, with a corner frequency fco > 10kHz.
Again, gain and linearity are not an issue, being comparable to the perfor-
mances of the other mixers. The noise ﬁgure, instead result much worse, as
expected.
3.4.5 Output oﬀset comparison
In this last section the performances in terms of oﬀset between the diﬀerent
solutions are compared. The circuits have been simulated in a set of Monte
Carlo analysis, with no RF input applied in order to take into account the
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contributions to the oﬀset of the output stages, where employed, and other
possible sources of error, like self-mixing. The results of this test are reported
in table 3.4 Clearly, the best performances are oﬀered by the Gilbert mixers.
Table 3.4: Simulated std.dev. of the output oﬀset in the diﬀerent mixers.
Mixer version VOS [mV ]
Matching optimized Gilbert mixer 0:75
Gilbert mixer+LO-swap 1:4
TIA loaded mixer: bipolar TIA 1:7
TIA loaded mixer: MOS TIA 3:2
Passive mixer+ampliﬁer 5:7
This is not surprising, since in that realization there is no output stage, and,
recalling (2.11), a good matching between the switches and the load resis-
tors provides a low oﬀset even if the transconductor is mismatched, thanks to
the double balanced topology. A further comment on the latter two types of
mixers: the TIA loaded mixer is deﬁnitely not suitable to this kind of appli-
cation, at least with this technology. Though it provides good performances
with a well-matched TIA, this comes at the price of one more stage, with re-
spect to Gilbert mixer, without any other advantage, nor in terms of power
consumption, since it requires a transconductor and a LO driver circuit, nor
about area, since, without accounting for the space occupied by the TIA, it
employs one more pair of coupling capacitors to connect the transconductor to
the switches. The passive voltage-mode mixer, instead, is being penalized by
the output stage, that cannot be avoided because of its insuﬃcient gain. On
the other hand, it is a simple circuit, with few components, and few sources
of error, which has a very low power consumption, if compared to the other
ones, and it is likely not more area consuming. For these reasons, it should be
taken into account in possible diﬀerent realizations.
The bipolar Gilbert mixer provided with LO-swap functionality for oﬀset
compensation is the version chosen for layouting, since as will be clariﬁed in
the results chapter, it is the one providing the best results and meets all the
speciﬁcations.
3.5 Buﬀers
This section deals with the design of the buﬀers, that are key blocks, not
less important than the mixers and the divider. The design goals are diﬀerent
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depending on the function of the buﬀer. In particular:
• the RF buﬀer must not distort the input signal, and it needs to provide
(ideally) no attenuation and impedance matching over the input wide
band;
• the divider buﬀer does not need to be as linear as the RF buﬀer, but
it needs enough bandwidth to drive the divider input up to twice the
maximum RF frequency, meanwhile providing impedance matching;
• the divider output buﬀers (in the following discussion indicated as ’LO
buﬀers’) have to display a high input impedance so as to avoid loading
eﬀects on the divider, and they need a high bandwidth to provide quick
commutations.
Each of these buﬀer stage, therefore, has been speciﬁcally designed to meet
the mentioned requirements. The next paragraphs describe in detail the design
ﬂow and the related aspects.
3.5.1 Emitter follower buﬀers
It is customary to use these circuits to separate a low output impedance
stage from the following, high input impedance one, because they eﬀectively
work like voltage buﬀers. The general schematic of an EF is reported in
Fig.3.18, where it is shown that the bases of the EF HBTs are directly driven
by the input signal, while the emitters are connected to the output.
Intuitively, due to the exponential characteristic of the bipolar transistor,
that makes the base-emitter voltage practically constant with respect to large
variations of the current, even if the buﬀer is driving a load, the potential
at the emitter will follow the one applied to the base, just being shifted of
Vbe. Therefore, the diﬀerential output voltage should ideally replicate the
diﬀerential input one.
Of course, this is not true in practice, from more than one standpoint.
First of all, considering just DC values, it is easy to characterize the eﬀect of
loading: labeling with Ibias the DC current provided by the mirrors, and iout
the output current, then
Ibias + iout = IS  e
Vbe
nVT
which leads to
Vbe = nVT  ln
Ibias + iout
IS

:
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Figure 3.18: Schematic of an EF buﬀer (biasing not shown).
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Therefore, the input-output characteristic results
Vout = Vin   nVT  ln
Ibias + iout
IS

(3.8)
that is a non-linear equation, and gives a ﬁrst insight on the performances of
such a device. Indeed, assuming iout to be negligible with respect to the biasing
term, then the relation is linear since the oﬀset term is constant. Hence, to
design an emitter follower with good linearity performances, it is necessary to
know at least the order of magnitude of the load to be driven. Naturally, such
an argument holds only if the transistors keep working in the active region,
thus the operating point needs to be chosen carefully to make sure that even
with the most powerful applied signal saturation does not occur.
The other features of this conﬁguration can be better understood through
a small-signal analysis, carried out considering a resistive-capacitive load. The
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low-frequency behavior of the EF stage is described by its gain
AV ' gmRL
1 + gmRL
 1 + s
Cbe
gm
1 + sCL+Cbe
gm
:
The previous expression highlights that the bandwidth is set by term !buffer =
gm
CL+Cbe
, thus if the load to drive displays a strongly capacitive input impedance,
a high bias current will be needed not only for linearity purposes, but also to
make the buﬀer fast enough. From the same analysis other results need to be
taken into account, ﬁrst of all the input impedance
Z 0in ' rb + gmrRL 
1 + sCL+Cbe
gm
1 + s(rCbe) + s2rRLCLCbe
Zin = rb + Z
0
in//
1
sCbc
rb being the parasitic base resistance. A plot of this function using realistic
values for the involved parameters is reported in Fig.3.19, where it can be
observed that at high frequencies the magnitude of the impedance drops at
values of few k
, and the phase widely exceeds  90°, that means the buﬀer
tends to show an input impedance with negative real part, in a certain range
of frequencies. Indeed, neglecting the resistive components, the expression of
Z 0in becomes
Z 0in =
1
sCL
+
1
sCbe
+
gm
s2CLCbe
where the term gm
s2CLCbe
accounts for the negative resistance. As already dis-
cussed, this condition is to be avoided to ensure the absence of oscillation in
any case, thus some attention must be paid in the design.
The output impedance, instead results
Zout ' 1 + srbCbe
gm + sCbe
(3.9)
which is mainly inductive in a wide range of frequencies.
To obtain impedance matching, a conﬁguration like the one depicted in
Fig.3.20 is employed, with two matching resistors terminating to ground, that
provides input matching for the common-mode signals also, and ﬁxes the op-
erating point of the inputs to ground. The picture highlights also the presence
of the pads and the ESD (electrostatic discharge) protections, because these
components introduce further capacitance that adds to the input, degrading
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Figure 3.19: Magnitude and phase of the input impedance of an EF.
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the reﬂection coeﬃcient. As discussed in chapter 1, the upper bound usually
Figure 3.20: Schematic of a buﬀer providing impedance matching.
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set for the jS11j desired at the interfaces of the circuit is  10dB.
Regarding the noise issue, in this case the main contribution are due to the
emitter followers, the eventual input matching networks and the compensation
resistors. Since the EF sizes are going to be maximized for matching reasons,
what can be done to limit the noise produced by the buﬀer is avoiding excessive
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biasing currents (recall the expressions derived in 3.4.1), that is also useful from
other standpoints, as it is explained in the following sections.
3.5.2 RF buﬀer
To match the objectives presented at the beginning of this section, the RF
buﬀer needs a biasing suﬃcient to provide good linearity when the maximum
input power is applied, and a suitable bandwidth. Moreover, the HBTs should
not cause excessive input parasitic capacitance, because to minimize the impact
on the S11. From this perspective, care should be taken in the choice of the
coupling capacitors, because they also add up input capacitance, and the ESD
protection devices as well.
Taking into account the equivalent input capacitance exhibited at high
frequency by the two transconductors the buﬀer drives, it is possible to estimate
the maximum current absorbed, and thus, recalling (3.8) to set a lower bound
for the bias current needed. Power consumption is not an issue in this work,
but on the other hand, excessive biasing leads to the need for big transistors
and large metal connections, that in turn means more parasitics due to the
layout.
A compromise value has been found in the value of Ibias = 6mA, that
provides a bandwidth of BW ' 91GHz, meanwhile guaranteeing a negligible
distortion, even at PRF;MAX .
The coupling capacitors have to be sized in order to be transparent to the
signal, meanwhile avoiding to add excessive parasitic capacitance through the
parasitics. The employed MIM (Metal-Insulator-Metal) capacitors, realized
exploiting two adjacent levels of metal separated by an insulating ﬁlm, are
characterized mainly by a bottom parasitic towards the substrate that depends
both on the area and the perimeter of the capacitor itself. To minimize this
contribution it is convenient to set the capacitor so as it is composed of squared
blocks, because this minimizes both the area and the perimeter contribution.
Imagining that, at high frequency, the impedance displayed by the stage at
the input is mainly given by the transistor parasitic, the input circuit becomes
a capacitive divider, as displayed in Fig.3.21. It is straightforward that, to
maximize the signal at the base, the best solution is to connect the top of the
MIM capacitor at the base, so that the bottom parasitic does not get involved
in the division. A suitable value for the MIM capacitor has been found to be
Cc = 1:5pF , that in this conﬁguration produce a negligible signal loss on the
input divider circuit.
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Figure 3.21: Simpliﬁed input circuit with the capacitor parasitic.
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This buﬀer needs to provide impedance matching. The input impedance,
at low frequency is set by the matching resistor terminated to ground, but
as the frequency grow, the capacitive eﬀect gain inﬂuence. This capacitance
is given by the sum of the base-collector capacitance due to EFs, the MIM
parasitic, and the ESD parasitic:
Cin = Cbc + Cbottom + CESD:
The ESD protection is usually realized through diodes that switch on if the
input voltage goes over a certain value, shorting the line to the supply, or
to ground. Since the input common-mode here is zero, a suitable solution is
shown in Fig.3.22. In both of these cases the capacitance contribution is due
to the junction capacitance associated to the depletion region in the diodes,
and it is proportional to the size of the devices, so a good starting point is to
choose the minimal one. If the parasitic is still excessive, then the conﬁguration
of Fig.3.22b helps reducing it, since the total capacitance is the series of the
parasitics from the two diodes.
Regarding the stability issue, as anticipated the EF buﬀer in particular
situations might oscillate, and also in this case the aim is to obtain uncon-
ditional stability. To achieve this goal, there exist diﬀerent techniques, some
of which rely on particular choices of the collector current densities (see [14]
p.715), but in this case the size of the HBTs will be maximized to obtain the
best matching, so the current density is going to be quite low. In the par-
ticular case of the RF buﬀer, the input impedance is matched, and tends to
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Figure 3.22: ESD diode conﬁgurations.
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become capacitive at high frequency, due to the parasitic loading at the input,
and independently from the load impedance. The output impedance, recalling
(3.9), might exhibit negative real part for example in the presence of an in-
ductive source impedance, that is likely the case of a long input line. A simple
way to overcome the problem is to simply put a few resistance in front of the
bases, which push to higher frequencies the inductive eﬀect, helping to keep
the wanted output impedance up to some hundreds of GHz. It is also useful to
add some resistance in series to the output lines, for the same reason, paying
attention to its eﬀect on the gain.
3.5.3 Divider buﬀer
The design of this block has focused on the need for good matching, to feed
the divider with the smallest possible oﬀset, meanwhile providing a suitable
impedance matching up to twice the maximum RF frequency.
First of all, the matching issue is addressed. To properly design the buﬀer
for this purpose it is necessary to understand how the various parameters aﬀect
the performances. Recalling the structure of Fig.3.20, and labeling with RB1
and RB2 the resistors biasing respectively Q1 and Q2, the KVL applied at the
input loop gives
VOS =  Vbe1  RB1Ib1 +RB2Ib2 + Vbe2
that, supposing small deviations of the parameters from the nominal values,
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becomes
VOS =nVT
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and, neglecting the higher order terms ﬁnally gives
VOS = nVT
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This result rises two considerations:
1. the oﬀset of the buﬀer is enhanced by the mismatch between the emitter
followers, through the mismatch of emitter areas and current gains. The
 mismatch is emphasized by the drop on the biasing resistors;
2. the oﬀset is also inﬂuenced by the collector currents mismatch, but while
increasing the collector current helps reducing the mismatch between the
base-emitter voltages, on the other hand it increases the weight of biasing
resistors and beta mismatch.
Taking into account these reasons, the following design guidelines have been
adopted:
1. the emitter followers give the best performances when the maximum size
is chosen;
2. the collector current should not exceed the value needed to obtain the
desired bandwidth;
3. the biasing resistors can be oversized for improved matching, as long as
the parasitics are not a concern.
4. the size of the tail generators does not need to be maximized, because
their local feedback attenuates the eﬀect of the mismatch, thus they
weakly contribute to the overall oﬀset.
Table 3.5 summarizes the results for the buﬀer oﬀset and the corresponding
quadrature error, obtained by sweeping the size of the EFs and the magnitude
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of the bias current. It has been used the optimized divider, as explained
in section 3.3, and the tests have been conducted imposing nominal supply
voltage and maximum operating temperature (the worst case for the divider).
As predicted, by increasing the current both oﬀset and quad error worsen,
even if the latter increases less dramatically, because current enhancement
leads to bandwidth enhancement, hence steeper commutations and reduced
eﬀect of the mismatches. The choice of Ibias = 6mA also in this case has been
Table 3.5: Simulated std.dev. of the output oﬀset in the diﬀerent mixers.
Ic[mA] le VOS [mV ] err[°]
2
4le;min 1:63 0:55
6le;min 1:3 0:43
8le;min 1:09 0:4
10le;min 0:96 0:38
4
4le;min 2:47 0:65
6le;min 1:7 0:48
8le;min 1:38 0:41
10le;min 1:18 0:38
6
4le;min 4:3 1:09
6le;min 2:69 0:71
8le;min 2 0:56
10le;min 1:62 0:42
8
4le;min 6:92 1:61
6le;min 4:24 0:99
8le;min 3:08 0:73
10le;min 2:45 0:6
considered an acceptable compromise, while the size of the EFs has been set
to the maximum le = 10le;min.
The impedance matching issue, in this case, has to be evaluated more care-
fully, considered the high frequency of operation this block has to reach. The
coupling capacitors do not need to be sized to maximize the signal transferred
to the bases, on the contrary they have to provide the least possible parasitic
capacitance. It has been found that, for this buﬀer, a value of Cc = 300fF is
suitable. In conjunction, the ESD conﬁguration of Fig.3.22b is employed, and
following the same idea, the single-base conﬁguration is chosen for the EFs, to
minimize the contribution of the base-collector capacitances.
The buﬀer has been provided with series resistor on the input and output
lines, like the RF one, to make the interfaces of this block unconditionally
stable.
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3.5.4 LO buﬀers
As anticipated in section 3.3, these buﬀers decouple the divider from the
switching cell, or the LO driver of the mixer, to provide less loading capaci-
tance, and level shifting in the case of the DC coupled mixer.
These buﬀers need a high bandwidth and a good matching, to provide
fast commutations and avoiding introduce further errors. Indeed, ideally the
only capacitive contribution they add is due to the base-collector capacitances,
that are usually much lower than the input capacitance of a diﬀerential pair.
Note that, recalling (3.11), and since the bases of the EFs are directly con-
nected to the outputs of the divider, in this case the impact of the terms RB is
much lighter, because they are represented by the load resistors of the divider
RL = 45
, diﬀerently from the other buﬀers, where high biasing resistances
are employed, in order to make them negligible from the input signal stand-
point. These load resistors are naturally well-matched, because they need to
stand a high current, so their sizing is bounded by the Joule heating. There-
fore the matching issue for these EFs is less critical, and to provide the best
performances they have been sized with maximum emitter length, while the
double emitter conﬁguration has been chosen.
The others issues have been faced in a way similar to the other buﬀer stages,
in particular:
1. the tail current generators, have been set at the minimum possible size
to avoid unuseful capacitive loading;
2. the bias current has been set at Ibias = 6mA, because this provides
enough bandwidth for quick switching;
3. series resistors have been provided at the outputs to get unconditional
stability at every operating condition.
3.6 Bias and Enable circuits
All the described stages are current-biased, and since the performances of
the HBTs depend mainly on their collector current, it is important to design a
reliable biasing circuit. Basically, the simplest way to accomplish this task, is
to generate a reference current and replicate it where needed through current
mirrors. A current mirror in bipolar technology usually looks like the one
depicted in Fig. 3.23, where the reference current ﬂows through a diode-
connected transistor that shares its base voltage with the HBT of the mirrored
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branch. Applying the KVL to the loop composed by the base-emitter and the
degeneration resistors, it is readily found the following relation:
IMIRR =
1
R2

"
R1IREF + nVT ln
 
IREF
IMIRR
 IS2
IS1
!#
: (3.12)
This is a transcendental equation that does not have a closed form solution,
Figure 3.23: Schematic of a bipolar current mirror.
Q1 Q2
R1 R2
IREF IMIRR
but it is easy to understand what happens. If the desired mirrored current is
N times IREF , then the emitter areas of the HBTs should be set in order to
match Ae2 = NAe1, and the resistors R2 = R1N . In this situation, if the ratio
IMIRR
IREF
exceeds N , then equation (3.12) gives that the logarithmic term will
subtract to the other one, reducing thereby IMIRR, and if the ratio is less than
N the logarithmic term will increase the current. It is intuitive that, at the
equilibrium, IMIRR = R1R2  IREF = N  IREF .
The degeneration resistors at a ﬁrst look do not seem necessary, as they are
usually not employed in MOS current mirrors, but they provide some desirable
properties that are listed as follows:
1. they introduce a local series-shunt feedback, that improves the output
resistance of a factor equal to the loop gain;
2. they reduce the system sensitivity to errors such as mismatch, again
thanks to the feedback;
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3. they help making the mirror unconditionally stable, which can be veriﬁed
looking at the small-signal input-output impedances in the two cases.
4. they reduce the sensitivity to layout parasitics wiring both emitters.
Figure 3.24: Schematic of a bipolar current mirror complete with the enable
feature.
Q1 Q2
R1 R2
IREF IMIRR
Vdd
RREF
EN
M1
All of these advantages come at the price of a reduced output swing, since
the mirror behaves as an ideal current generator as long as the potential at
the output node keeps higher than R2IMIRR + Vce;sat. If this bound is not
acceptable, a MOS current mirror can be employed, since the minimum voltage
thereby reachable can be much lower. In this work, anyway, it has not been
necessary to employ FET mirrors.
The detector is a device that has to be employed for test purposes, and
during the normal operation of the overall system it is switched oﬀ. Hence,
the diﬀerent blocks composing the detector need to be provided with an enable
circuit that allows to turn them on when the device is employed. Such a circuit
must be able to perform this task being driven by a logic input, here indicated
as EN.
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To get this functionality, a pMOS transistor driven by an inverter is plugged
between the power supply and the reference branch of each current mirror, as
shown in Fig.3.24. This way, when the EN input is low, the gate of the pMOS
is pulled at Vdd, thus turning it oﬀ, and when EN is low, the pMOS is turned,
allowing the reference current to ﬂow. Of course, the FET has to be sized so
as it works in deep triode region, displaying the smallest possible drain-source
resistance.
Chapter 4
Layout
This chapter describes the guidelines followed to produce the layout of
the circuit blocks, and ﬁnally of the test chip. The layout is a very delicate
step in the design ﬂow, mostly regarding the RF circuits. In fact the physical
realization of the circuit introduces resistive, capacitive and inductive parasitic
components, that inﬂuence the circuit in diﬀerent ways: in the worst cases,
the performances could be seriously degraded, or the circuit could even become
unstable. For these reasons, it is important to rely on a robust design, and it
is useful to take into account the possible eﬀects of the parasitics even before
reaching the layout phase. Of course, this is also a matter of experience.
Sometimes, layout problems lead to step back to the design phase, because
unexpected issues show up. Regarding this work, this has happened in the
case of the divider buﬀer, where the parasitic input capacitance due to the
metal connections, the pads, an the ESD protections, forced a review of the
design of this block, in order to guarantee a proper impedance matching up to
the wanted frequencies.
Generally speaking, the following ”rules” should be considered when real-
izing a layout:
• metal paths and vias, like transistors and resistors, are subjected to DC
and RMS current limitations, and must be properly sized as well;
• long metal paths imply considerable inductive parasitics;
• metal layers are subjected to parasitic capacitance towards the substrate:
the usage of metal levels close to the substrate implies higher parasitic
capacitance than the upper levels;
• crossings between two paths involve parasitic capacitances between them,
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related to the area of the metals facing each other. When needed, shields
connected to ground can be employed to relieve this eﬀect;
• thin metal connections involve smaller capacitive parasitics, but higher
resistance: depending on the situation it has to be decided which contri-
bution is heavier and should be reduced;
• in the paths through which the RF signal travels, 90° bends should be
avoided whenever possible;
• diﬀerential circuits should be as symmetrical as possible;
• for the reason just mentioned, in diﬀerential circuits, signals should travel
through similar paths, and loading contributions due to parasitics should
be as symmetrical as possible;
• to get more simmetry, dummy components and metal strips are eﬀec-
tively used to intentionally introduce symmetrical parasitics.
Figure 4.1: Layout of the RF buﬀer (130m x 100m).
RF buﬀer Fig.4.1 shows the layout of this circuit, where it is evident the
presence of the big coupling capacitors (1.5pF), the matching resistors and
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the enable pMOS. After the EFs, the path towards the output has been re-
alized through a straight metal strip, to make the path as short as possible,
and employing the thinnest possible metal strip, to reduce the capacitance.
The layout has been realized to enhance the symmetry, employing mirrored
branches, with the bias circuit in the middle.
Figure 4.2: Layout of the divider buﬀer (130m x 100m).
Divider buﬀer This block is very similar to the previous one, and has the
same size. Smaller coupling capacitors have been employed, compared to the
RF buﬀer, to reduce the input parasitic capacitance, and smaller EF transistors
as well.
Frequency divider and LO buﬀers The layout of this circuit is very
important, because it strongly inﬂuences its performance: indeed, the sampling
and latching pairs of the ﬂip-ﬂops, that ideally should be symmetrical, in
practice very hardly meet this target, because of the need for a simple and
compact layout, with short connections between the components. To reach
the goal, dummy components, like the copies of the load resistors highlighted
in Fig.4.3, dummy metal connections and vias have been employed to equalize
the strips’ parasitics and resistances.
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Figure 4.3: Layout of the frequency divider (150m x 130m).
Mixer This is the core of the device. In Fig.4.4 the driver circuit and the
mixer core are highlighted. The following guidelines have been followed:
• the paths traveled by the LO signal are realized with straight metal
paths, avoiding crossings with other metal layers if possible, or making
the crossings at least symmetrical from a diﬀerential standpoint;
• the same rule is followed to realize the transconductor;
• the connections carrying DC voltages, on the contrary, can be realized
with large metals, since capacitive parasitics are not a concern, and can
be crossed over other connections of the same type (an example are the
mixer output lines).
The input of the LO driver is located at the bottom left side, while the RF
input is at the bottom right one: this has been chosen in order to minimize
the distance traveled by the signals. The outputs, instead, are located at the
top, after the MIM ﬁltering capacitors.
Test chip top-level Fig.4.5 shows the top level layout of the chip. On the
border, the aluminum pads providing a connection to the external environment
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are present, along with the ESD protections, and the clamp circuits. The di-
vider buﬀer is fed through transmission lines, approximately 230m long, while
the RF buﬀer has been placed very close to the input pads, so as to enhance the
impedance matching. The output lines are connected to the respective pads
at the top and bottom of the layout. Being the information in the outputs at
baseband, the involved metal paths have been placed as needed, without care
for eventual intersections with lines on adjacent metal layers. The other pads
carry the swap signals, that allow to invert independently the LO signals in
the two mixers, the enable, and the supplies. Note that the circuit have been
surrounded with big capacitor matrixes, to keep the voltage stable, ﬁlter the
disturbs coming from the input supply lines, and provide a short path for the
eventual high frequency current absorbed from the supply.
Figure 4.4: Layout of the mixer (150m x 150m).
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Figure 4.5: Top level of the test chip (930m x 930m).
Chapter 5
Results
This chapter presents the results of the simulations for the blocks previously
described, ﬁnally analyzing the performances of the whole detector. The results
about the stability factors have not been included, to avoid enlarging too much
this chapter: it is implied that all the circuits have been fully tested and result
unconditionally stable.
5.1 Buﬀers
In this section the performances of the buﬀers are presented. The results
have been obtained from simulations carried out with both the R-C extracted
of the circuit and the schematic provided with approximated R-L-C parasitics.
The inductive contributions have been roughly estimated using the rule of
the thumb which speciﬁes that a connection xm long introduces a parasitic
inductance Lpar ' x2pH.
5.1.1 RF buﬀer
The performances of this buﬀer have been evaluated in terms of:
• bandwidth;
• impedance matching;
• linearity;
• output oﬀset.
Bandwidth As shown in the ﬁgures, over the target supply and temperature
range, the RF buﬀer keeps a bandwidth aligned with the design requirements.
Fig.5.1 shows the simulations results obtained from the extracted view, the
worst-case result being at the temperature of 85 °C, in which case the -3dB
bandwidth results f 3dB ' 65GHz. Fig.5.2 shows the same simulations carried
out employing the schematic with R-L-C parasitics added on the input and
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Figure 5.1: Freq. resp., varying supply voltage and temperature (extracted)
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Figure 5.2: Freq. resp., varying supply voltage and temperature (schematic)
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output lines: the eﬀect is evident, since the bandwidth is increased, and the
frequency response becomes a second order one with Q > 1, that means the
system exhibits oscillatory convergent modes. This is not a concern, since the
measurement is performed in steady-state operation.
Impedance matching Impedance matching is quantiﬁed by the magnitude
of the coeﬃcient jS11j, which has to keep below -10dB. In this case it has been
veriﬁed that variations of supply voltage and temperature weakly inﬂuence
the matching: the main contributions, indeed, come from the variations of the
matching resistance. Fig.5.3 reports a simulations carried out at 27 °C, showing
that the condition is guaranteed up to 15GHz, together with the statistics of
jS11j at 12GHz, due to mismatch and process variations.
Linearity As explained in section 1.5.2, a ﬁgure of merit often employed
to characterize linearity is the third-order intercept point (IP3). In this case,
on the other hand, calculating the IP3 is not completely appropriate, because
the circuit must work with a single-tone input, therefore it has been preferred
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Figure 5.3: Magnitude of jS11j (extracted)
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to look at the 1dB compression point (1dBCP), that gives a direct indication
about the drop of the gain for high input power. Fig.5.4 shows this parameter,
as it results from simulations conducted at the edges of the operating voltage
range. The worst-case condition is individuated at maximum frequency and
minimum supply voltage, since this means also minimum bias current (remem-
ber that the reference currents are obtained from simple circuits like the one
in Fig.3.24). The minimum simulated i1dBCP is of 8.5dBm, which is enough,
considered that the maximum input power is PRF;MAX = 0dBm.
Figure 5.4: Input-referred 1dB compression point (RF buﬀer)
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Output oﬀset The oﬀset due to mismatch and process variations has been
simulated through Monte Carlo analysis. The worst-case results have been
found at 85 °C: Fig.5.5 reports the histograms of the results with minimum
and maximum supply voltages. The standard deviations result respectively
V os;V ccmin = 1:33mV and V os;V ccmax = 1:56mV .
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Figure 5.5: Output oﬀset (RF buﬀer)
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5.1.2 Divider buﬀer
The performances of this buﬀer have been evaluated in terms of:
• bandwidth;
• impedance matching;
• output oﬀset.
Unlike the previous case, linearity here is not a concern, since this buﬀer simply
needs to steer the diﬀerential pairs of the divider.
Figure 5.6: Freq. resp., varying supply voltage and temperature (extracted)
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Bandwidth Fig.5.6 and 5.7 show the results, in the same way as done in
the previous section. It can be observed that, with respect to the RF buﬀer,
in this case the bandwidth is reduced to 55-60GHz. This means the input
signal is going to be quite attenuated especially at highest frequency, however,
if an input power of 3dBm is guaranteed, the output signal keeps an amplitude
largely suﬃcient to drive the frequency divider.
5.1. BUFFERS 103
Figure 5.7: Freq. resp., varying supply voltage and temperature (schematic)
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Impedance matching Fig.5.8 shows the results for the impedance match-
ing. As depicted, the target jS11j <  10dB is guaranteed up to 25GHz. The
Monte Carlo analysis highlights that mismatch and process variations may
lead to exceed this bound at the maximum operating frequency, but this is
considered acceptable, since it happens in the worst-case condition, and in less
than 10% of the cases.
Figure 5.8: Magnitude of jS11j (extracted)
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Output oﬀset The distribution of the output oﬀset for the divider buﬀer is
depicted in Fig.5.9, again at 85 °C and in the two cases of Vcc-5% and Vcc+5%.
The standard deviation results V os;V ccmin = 0:79mV and V os;V ccmax = 0:92mV ,
a slightly better result, with respect to the RF buﬀer, mainly thanks to the
oversizing of the biasing resistors.
5.1.3 LO buﬀers
The LO buﬀers need to provide:
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Figure 5.9: Output oﬀset (divider buﬀer)
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• adequate bandwidth;
• high input impedance, to reduce the loading eﬀect on the divider;
• low output oﬀset.
Therefore, the listed performances have been evaluated. The following sim-
ulations rely on the R-C extracted circuits, while it has been considered un-
necessary to include inductive parasitics, since the lengths of the connections
between the divider, the buﬀers and the mixers are small compared to the
cases of the input buﬀers.
Figure 5.10: Freq. resp., varying supply voltage and temperature (LO buﬀer)
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Bandwidth Fig.5.10 displays the frequency response of these buﬀers with
varying temperature and supply voltage, the -3dB bandwidth resulting f 3dB >
65GHz. A wider bandwidth would be desirable for faster switching: note that,
at maximum frequency fLO = 12GHz, and supposing the divider to provide
an ideal square wave, the ﬁfth harmonic is found approximately at the cut-oﬀ,
so it is attenuated by 3dB, meaning that the buﬀer severely attenuates the
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higher order harmonics. On the other hand, this is an ideal situation, because
the divider does not provide inﬁnite-slope edges: recalling the analysis carried
out in section 3.3.1, it is easy to see that the time constant limiting the speed
of the divider is much higher than the one of the buﬀer, ultimately limiting
the speed of the system. Therefore, such performance is acceptable.
Input impedance Fig.5.11 shows the magnitude of the input impedance for
the LO buﬀer in the conditions mentioned above. As it can be observed, in the
frequency range of interest, the graph has a -20dB/decade slope, indicating a
capacitive contribution. However, the magnitude results jZinjdB > 55 60dB
,
meaning an equivalent capacitive loading of roughly 20fF, essentially due to
the base-collector capacitances of the EFs. Note that, directly connecting
the divider to the LO driver circuit, the equivalent high-frequency capacitive
loading would have been easily 5 times bigger, proving that the EFs eﬀectively
contribute in speeding-up the switching.
Figure 5.11: Input impedance, varying supply voltage and temperature (LO
buﬀer)
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Output oﬀset Like done for the input buﬀers, Fig.5.12 reports the distri-
bution of the output oﬀset, simulated through Monte Carlo analysis. The
standard deviation results higher than what seen for the input buﬀers, due to
the divider oﬀset contribution.
5.2 Frequency divider
Regarding the divider, the considered parameters are the quadrature phase
error, measured like the phase shift between the fundamental components of
the two outputs of the divider, and the amplitude of the fundamental, because
they are essential for eﬃcient mixing. Concerning the phase quadrature error,
the worst-case condition has been found at maximum operating frequency,
temperature of 85 °C and maximum supply voltage. Fig.5.13 and Fig.5.14 show
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Figure 5.12: Output oﬀset (LO buﬀer)
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the distribution of the quad error at the mentioned temperature, minimum and
maximum supply voltage, respectively at 4GHz and 12GHz. The standard
deviations in the diﬀerent cases are:
• errj3GHz;Vccmin = 0:23°;
• errj3GHz;Vccmax = 0:25°;
• errj12GHz;Vccmin = 0:33°;
• errj12GHz;Vccmax = 0:36°.
This situation is better highlighted in Fig.5.15, where the standard deviation
of the quad error is plotted versus the temperature for diﬀerent frequencies
and supply voltages. Fig.5.16 and 5.17 instead show the statistics of the fun-
damental harmonic amplitude in the same conditions discussed for the quad
error. In all the considered conditions the standard deviation keeps below
0.2dB, assuring robust switching in each condition.
Figure 5.13: Distribution of the quad error (f=3GHz)
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Figure 5.14: Distribution of the quad error (f=12GHz)
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Figure 5.15: Std.dev. of the quad error vs temperature, frequency and Vcc
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Figure 5.16: Distribution of the fund. harmonic amplitude (f=3GHz)
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Figure 5.17: Distribution of the fund. harmonic amplitude (f=12GHz)
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5.3 Mixer
For the mixer circuit, the evaluated parameters are:
• LO driver bandwidth;
• voltage gain;
• linearity;
• output oﬀset.
The ﬁrst is important to guarantee the switching closest to ideality, thus the
highest gain and lowest output oﬀset. Voltage gain should be kept as high as
possible to minimize the degradation of the measurements due to oﬀsets, if
the LO-swap feature is not exploited, and to allow the best oﬀset estimation,
if, on the contrary, it is employed. Linearity, that depends mainly on the
transconductor block, needs to be, in terms of compression point, high enough
to guarantee low amplitude measurement error at maximum input power, while
output oﬀset, of course, needs to be as low as possible.
LO driver bandwidth Fig.5.18 depicts the frequency response of the LO
driver circuit. The bandwidth results relatively low, being approximately 25-
30GHz in all cases, because it is dominated by the time constant at the output
node, given by (3.7). The main contributions to the loading capacitances are
given by the base-emitter junctions of the switches, the bottom parasitics of
the MIM coupling capacitors, and the parasitics due to the layout, being the
connections between the transconductor and the load resistors realized in a
metal layer that is not capable of withstanding high current densities, that has
resulted in the usage of large metal strips. An optimized layout, therefore, can
lead to better performances, but the improvement margin is quite reduced,
because the other capacitances are dominant. Trying to lower the resistance,
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on the other hand, would lead to a even higher current, to maintain the same
swing, and the need for larger metal strips, thus this solution is considered
acceptable, keeping in mind that it is the bottleneck of the system, in terms
of commutation speed.
Figure 5.18: Freq. resp. of the LO driver circuit, varying supply and temper-
ature
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Voltage gain The target voltage gain for this mixer is approximately 7dB
and, as highlighted by Fig.5.19, the goal is reached, even if in the upper part
of the frequency range it is registered a slight decrease.
Figure 5.19: Voltage gain of the mixer with varying frequency, temperature
and supply voltage
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Linearity Like in the case of the RF buﬀer, the linearity is best quantiﬁed
by the 1dB compression point, because the circuit is going to be fed with a
single-tone input signal. It is necessary to point out a particularity, from this
standpoint: normally the compression point and the intercept points are not
related to the phases of the signals; in this case, instead, they must be con-
sidered, because if the RF and LO signals are in quadrature, the output is
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naturally close to zero, and the evaluation of the mentioned parameters loses
any meaning. Therefore, in this paragraph the compression point, by conven-
tion, is evaluated imposing the RF and LO signals to be in phase or in phase
opposition. Fig.5.20 shows the simulation results, evidencing values between
4.2dBm and 6.3dBm. The compression is naturally more evident at low tem-
peratures, and it results higher at 12GHz simply because of the bandwidth
limitations of the circuits. This highlights that the amplitude measurement
performances of the detector are limited by the linearity of the mixers, being
the RF buﬀer compression point higher in all conditions.
Figure 5.20: Input referred 1dB compression point, evaluated at 4GHz, and
12GHz
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Output oﬀset This paragraph presents the output oﬀset distribution ob-
tained from the simulations of the mixer, carried out with maximum tempera-
ture and supply voltage, because these are the worst-case conditions. Fig.5.21
reports the distributions at 3GHz, 6GHz, 9GHz and 12GHz. The maximum
standard deviation, as can be observed, is reached at 12GHz, and its value is
VOS;max = 1:4mV .
5.4 Detector
In this last section the performances of the detector are presented. First,
the amplitude measurement performances are described: since in this case
the error is due mainly to compression, the device has been tested reporting
the ratio of the measured amplitude at PRF;MAX to the one at PRF;MIN , which
evidences the maximum error, comparing the results obtained at diﬀerent tem-
peratures and supply voltages. The phase measurement has been simulated
both at PRF;MAX , where the involved magnitudes make unnecessary the oﬀ-
set compensation and at PRF;MIN , where the performances with and without
compensation have been compared.
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Figure 5.21: Distributions of the mixer output oﬀset
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5.4.1 Amplitude measurement
The amplitude measurement has been checked via Monte Carlo simula-
tions at the frequencies of 3GHz, 6GHz, 9GHz, and 12GHz. For each of these
frequencies, the performances have been evaluated at diﬀerent supply voltages
and operating temperatures, and with the worst-case input phases, so as to
evaluate the device in its most critical conditions. Since the relative mea-
surement is performed at PRF;MAX and referred to the reference obtained at
PRF;MIN , the target result is 20dB, with a maximum error of 0.5dB. This means
that, due to the compression, the aim is to get measurements over 19.5dB.
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Figure 5.22: Distributions of the relative amplitude measurement (f=4GHz,
worst-case RF phase)
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Figure 5.23: Distributions of the relative amplitude measurement (f=8GHz,
worst-case RF phase)
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Figure 5.24: Distributions of the relative amplitude measurement (f=12GHz,
worst-case RF phase)
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As can be observed in the graphs, the error tends to worsen with increasing
frequency, increasing temperature, and decreasing supply voltage. The highest
error is reached in the following conditions:
• RF frequency f = 12GHz;
• temperature 85 °C;
• supply voltage V ccnom   5%;
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• worst-case input phase.
In the listed conditions, the measured relative amplitude results on average
19.7dB, and the distribution highlights that 95% of the samples falls within
the desired range. Considered the wide range of operating conditions that the
device has to deal with, this performance has been evaluated suitable to the
purpose of this work. If this was not suﬃcient, anyway it is possible to perform
the measurement only for those input phase ranges where the error is bounded
even more robustly below 0.5dB, and then extract the amplitude measurement
over the whole range through interpolation.
5.4.2 Phase measurement
In this subsection the phase measurement performances are presented.
The evaluations have been carried out both at minimum and maximum in-
put power, and, in particular, the performances at minimum input power are
compared in the cases of compensated and non-compensated operation.
Performances at PRF;MAX Fig.5.25 to 5.28 show the behavior of the relative
phase error with f = 12GHz, and varying temperature and supply voltage.
As highlighted, the magnitude of the error keeps always below 2°, thus largely
meeting the target, and of course, reducing the frequency, the performance
further improves. Note that the average value of the error is not zero, because
of the distortion mechanism discussed in section 3.4.1.
Figure 5.25: Phase error performances at PRF,MAX, f=12GHz, temp=85°C,
supply Vccnom+5%
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Figure 5.26: Phase error performances at PRF,MAX, f=12GHz, temp=0°C, sup-
ply Vccnom+5%
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Figure 5.27: Phase error performances at PRF,MAX, f=12GHz, temp=85°C,
supply Vccnom-5%
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Figure 5.28: Phase error performances at PRF,MAX, f=12GHz, temp=0°C, sup-
ply Vccnom-5%
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Performances at PRF;MIN In this last paragraph, the phase measurement
issue at minimum input power is presented. Performances with and without
oﬀset error compensation have been compared at diﬀerent frequencies and sup-
ply voltages, keeping the maximum operating temperature, since this condition
causes the worst error. Unlike the previous paragraph, the ADC quantization
error introduced by an ideal converter with 2V full-scale range and 10 bits
(thus a quantization step of roughly 2mV) is taken into account, observing the
eﬀect of this further error on the measurement: such an evaluation is needed
to get realistic results, since at PRF;MIN the output voltage produced by the
mixer stimulates only a few codes of the ADC, if compared to the result ob-
tained with PRF;MAX . The simulations have been carried out by sweeping,
in each condition, the RF phase over a range of 180°, with 7:5° steps, which
is a reasonable value at all the frequencies, considered the available phased
shifters. At each input phase, then:
1. it has been acquired the mixers outputs with both a one and a zero value
applied to the SWAP input;
2. the acquired voltages have been quantized;
3. an estimation of the oﬀset has been derived.
Completed the described process, it has been simulated the operation of the
DSP, calculating the average of the oﬀset estimations, employing the obtained
values to correct the acquired voltages, and calculating both the compensated
and uncompensated measured phase. Fig.5.29 to 5.31 display the results, evi-
dencing how the standard deviation of the measured relative phase meets the
target  < 1° in all the situations.
Figure 5.29: Phase error performances at PRF,MIN, f=12GHz, temp=85°C
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Figure 5.30: Phase error performances at PRF,MIN, f=8GHz, temp=85°C
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Figure 5.31: Phase error performances at PRF,MIN, f=4GHz, temp=85°C
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Chapter 6
Conclusions
This work has dealt with the design and simulation of a phase and am-
plitude detector to be used in a Built-In Test Equipment (BITE) for phased
array transmit-receive modules (TRMs). In the introduction chapter, the is-
sues related to the phased array systems have been investigated, leading to
explain why it is necessary to provide a reliable and low-cost post-production
test procedure for the TRMs, and the advantages of an on-chip solution that
handles baseband test signals versus the direct testing at radio frequency. In
this context takes place the circuit object of this work, which has to acquire a
RF input and extract the information on its relative amplitude and phase, pro-
viding them through the baseband outputs. The second chapter describes the
top-level structure of the device, investigating the possible circuit topologies
to be employed for the realization of the various blocks, and the main issues
related to the phase and amplitude measurement. Thus, the design ﬂow is
faced in the third chapter, that explains the reasons and the trade-oﬀs behind
the main choices taken to reach the target speciﬁcations, and compares the dif-
ferent investigated circuits for the realization of each top-level block, leading
to the choice of the best solutions: simple EF buﬀers with input impedance
matching networks allow to interface the divider and the mixers to the RF and
LO ports, a matching optimized CML frequency divider provides the quadra-
ture LO signals, and double-balanced Gilbert mixers equipped with LO-swap
driver circuits are employed to perform the frequency conversion to baseband.
In the design chapter the layout issues are also taken into account, pointing
out the eﬀect of the parasitics, and the precautionary solutions that need do
be adopted, in order to make the design more robust. Chapter 4 deals with
the layout procedure, and brieﬂy presents the blocks and their main features,
along with the test chip top-level. Finally, chapter 5 presents the results,
showing how the target speciﬁcations regarding the amplitude and phase mea-
surements are robustly reached by the circuit, over the whole frequency range
(4-12GHz), operating temperature range (0 °C-85 °C) and supply voltage range
(V ccnom  5%).
In conclusion, the presented amplitude and phase detector is a good can-
didate to be employed eﬀectively in a BITE for phased array transmit-receive
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front ends. The performances are achieved at the expense of a total area
occupation of approximately 0:09mm2, and a nominal power consumption of
385mW.
Appendices
121

Appendix A
Transconductor noise
In this section the steps to reach the result reported in (3.3) are described.
Recall Fig.3.10 and consider only the noise from Q1: the circuit can be
seen as a common emitter stage with a degeneration impedance ZE given by
the resistor RE plus the impedance seen looking into the emitter of Q2. As
known from the theory, even in the presence of such a feedback, the noise
generators of Q1 can be moved unchanged to the input, and the same can be
done thinking about Q2, like depicted in FigA.1.
Figure A.1: Eﬀect of feedback on transistor noise generators.
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Consider now the eﬀect of the tail generators: the equivalent input noise
can be found by comparing the circuits of Fig.A.2, and equating the output
currents. It is clear that the current generator has no eﬀect, due to the input
short circuit, instead the voltage generator (which comprises also the noise of
Rdeg) is referred to the input through the following steps. The output current
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from the schematic of Fig.A.2a (note that the resistance seen from the emitter
of Q1 has been approximated with RE, neglecting the contribution due to the
transconductor) is
Figure A.2: Eﬀect of feedback on transistor noise generators.
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io ' vn;tail  gm;tail
1 + gm;tailRdeg
 gm1RE
1 + gm1RE
while the one from Fig.A.2b is
io ' vn  gm1
1 + gm1RE
:
Equating the results it is found
vn ' vn;tail gm1RE
1 + gm;tailRdeg
thus
vn
2
f
= 4kT

rb +
1
2gm1
 gm1RE
1 + gm;tailRdeg
!2
A similar result is obtained for the noise coming from the degeneration resistor
of the tail transistor, Rdeg, expressing its equivalent current noise generator:
vn ' in;Rdeg gm1RERdeg
1 + gm1Rdeg
:
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that leads to the result
vn
2
f
= 4kTRdeg
 
gm1RE
1 + gm;tailRdeg
!2
Before considering the degeneration resistor RE, let’s make another obser-
vation: since the diﬀerential pair, at least at low frequency, has high CMRR, it
is of interest the diﬀerential noise signal at the input. Under this hypotesis, it
is possible to move one of the input voltage generators to the other side, which
results in one single voltage generator with doubled PSD as in Fig.3.10b.
Finally, it is the turn of the degeneration resistor RE. It is not hard to
imagine that this resistor contributes only to the output diﬀerential noise cur-
rent, and, thanks to the mentioned high CMRR, it is referred to the input
voltage noise generator. The method is the same: the circuits must be com-
pared short circuiting the inputs and equating the output (diﬀerential, in this
case) currents. The result is that the noise voltage generator of the resistor
can be moved unchanged to the input, thus its power summed to the other
terms. Another way to see this could be to break the resistor in two halves,
considering for each one the noise generator, and referring it, unchanged, to
the input: these generators are not independent, because under this hypothesis
their phase is correlated, so, after moving them to the same input side, they
sum in amplitude, leading to the same equivalent input generator.
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